Order this document by: DSP56603/D

# DSP56603

## Advance Information 16-BIT DIGITAL SIGNAL PROCESSOR

The DSP56603 is designed specifically for low-power digital cellular subscriber applications and can perform a wide variety of fixed-point digital signal processing algorithms. The DSP56603 is a member of the DSP56600 core family of 16-bit programmable CMOS Digital Signal Processors (DSPs). The DSP56600 core can execute one instruction per clock cycle. This 60-MHz chip is optimized for processing-intensive, yet cost-effective, low power consumption digital mobile communications applications. Because the DSP56603 provides on-chip Program and data RAM, as well as the ability to switch sections of this memory between program and data memory, it is also suitable for use as a development platform. **Figure 1** provides a block diagram of the DSP56603, showing the core structures and the expansion areas. The DSP56600 core includes the Data Arithmetic and Logic Unit (ALU), Address Generation Unit (AGU), Program Controller, Program Patch Detector, Bus Interface Unit, On-Chip Emulation (OnCE<sup>TM</sup>) module, JTAG port, and a Phase Lock Loop (PLL)-based clock generator. The expansion areas provide the switchable program and data memories, as well as a versatile set of on-chip peripherals and external ports.




Figure 1 DSP56603 Block Diagram

This document contains information on a new product. Specifications and information herein are subject to change without notice.



## TABLE OF CONTENTS

SECTION 1	SIGNAL/CONNECTION DESCRIPTIONS1-1
SECTION 2	SPECIFICATIONS 2-1
SECTION 3	PACKAGING
SECTION 4	DESIGN CONSIDERATIONS 4-1
SECTION 5	ORDERING INFORMATION
APPENDIX A	POWER CONSUMPTION BENCHMARKA-1

## DATA SHEET CONVENTIONS

This data sheet uses the following conventions:

	o indicate a signal that is active when pulled low. For example, th active when low.
--	--

"asserted" A high true (active high) signal is high or a low true (active low) signal is low.

```
"deasserted" A high true (active high) signal is low or a low true (active low) signal is high.
```

Examples:	Signal/Symbol	Logic State	Signal State	<b>Voltage</b> <sup>1</sup>
	PIN	True	Asserted	$V_{IL}/V_{OL}$
	PIN	False	Deasserted	$V_{IH}/V_{OH}$
	PIN	True	Asserted	$V_{IH}/V_{OH}$
	PIN	False	Deasserted	$V_{IL}/V_{OL}$

Note: 1. Values for  $V_{IL}$ ,  $V_{OL}$ ,  $V_{IH}$ , and  $V_{OH}$  are defined by individual product specifications.

## **DSP56603 FEATURES**

## **Digital Signal Processing Core**

- High-performance DSP56600 core
- Up to 60 Million Instructions Per Second (MIPS) at 2.7–3.3 V
- Fully pipelined 16 × 16-bit parallel Multiply-Accumulator (MAC)
- Two 40-bit accumulators including extension bits
- 40-bit parallel barrel shifter
- Highly parallel instruction set with unique DSP addressing modes
- Code-compatible with the DSP56300 core
- Position-independent code support
- User-selectable stack extension
- Nested hardware DO loops
- Fast auto-return interrupts
- On-chip support for software patching and enhancements
- On-chip Phase Lock Loop (PLL) circuit
- Real-time trace capability via external address bus
- On-Chip Emulator (OnCE) module and JTAG port

## Memory

- Switch Mode memory allows reconfiguring program, X-data, and Y-data RAM sizes
  - Switch Mode off
    - 16.5 K × 24-bit Program RAM
    - 8 K × 16-bit X-data RAM
    - 8 K × 16-bit Y-data RAM
  - Switch Mode on
    - 11.5 K × 24-bit Program RAM
    - $10.5 \text{ K} \times 16$ -bit X-data RAM
    - 10.5 K × 16-bit Y-data RAM
- 3 K × 24-bit bootstrap ROM

#### **Data Sheet Conventions**

- Off-chip expansion for both program fetch and program data transfers
- No additional logic needed for interface to external SRAM memories

## **Peripheral Circuits**

- Three dedicated General Purpose Input/Output (GPIO) pins and as many as thirtyone additional GPIO pins (user-selectable as peripherals or GPIO pins)
- Host Interface (HI08) support: one 8-bit parallel port (or as many as sixteen additional GPIO pins)
  - Direct interface to Motorola HC11, Hitachi H8, 8051 family, Thomson P6 family
  - Minimal logic interface to standard ISA bus, Motorola 68K family, and Intel x86 microprocessor family.
- Synchronous Serial Interface (SSI) support: two 6-pin ports (or twelve additional GPIO pins)
  - Supports serial devices with one or more industry-standard codecs, other DSPs, microprocessors, and Motorola SPI-compliant peripherals
  - Independent transmitter and receiver sections and a common SSI clock generator
  - Network mode using frame sync and up to 32 time slots
  - 8-bit, 12-bit, and 16-bit data word lengths
- Three programmable timers (or as many as three additional GPIO pins)
- Three external interrupt/mode control lines
- One external reset pin for hardware reset

## **Energy Efficient Design**

- Very low power CMOS design
  - Operating voltage range: 1.8 V to 3.3 V
  - < 0.85 mA/MIPS at 2.7 V
  - < 0.55 mA/MIPS at 1.8 V
- Low power Wait for interrupt standby mode, and ultra low power Stop standby mode
- Fully static, HCMOS design for operating frequencies from 60 MHz down to DC
- Special power management circuitry

## PRODUCT DOCUMENTATION

The three documents listed in **Table 1** are required for a complete description of the DSP56603 and are necessary to design properly with the part. Documentation is available from a local Motorola distributor, a Motorola semiconductor sales office, a Motorola Literature Distribution Center, or through the Motorola DSP home page on the Internet (the source for the latest information).

Торіс	Description	Order Number
DSP56600 Family Manual	Detailed description of the 56600-family architecture, and 16-bit DSP core processor and the instruction set	DSP56600FM/AD
DSP56603 User's Manual	Detailed description of memory, peripherals, and interfaces of the DSP56603	DSP56603UM/AD
DSP56603 Technical Data	Electrical and timing specifications, pin descriptions, and package descriptions	DSP56603/D

Table 1	DSP56602 Chip Documentation
---------	-----------------------------

## FOR THE LATEST INFORMATION

Refer to the back cover of this document for:

- Motorola contact addresses
- Motorola Mfax<sup>TM</sup> service
- Motorola DSP Internet address
- Motorola DSP Helpline

The Mfax service and the DSP Internet connection maintain the most current specifications, documents, and drawings. These two services are available on demand 24 hours a day.

# **SECTION** 1

# SIGNAL/CONNECTION DESCRIPTIONS

## INTRODUCTION


The input and output signals of the DSP56603 are organized into functional groups, as shown in **Table 1-1** and as illustrated in **Figure 1-1**. In **Table 1-2** through **Table 1-12**, each table row describes the signal or signals present on a pin.

The DSP56603 is operated from a 3 V supply; however, some of the inputs can tolerate 5 V. A special notice for this feature is added to the signal descriptions of those inputs.

Functional Gro	Number of Signals	Detailed Description	
Power (V <sub>CC</sub> )		19	Table 1-2
Ground (GND)		19	Table 1-3
PLL and Clock Signals		5	Table 1-4
Interrupt and Mode Control		5	Table 1-5
External Memory Port	Address Bus	16	Table 1-6
(also referred to as Port A)	Data Bus	24	
	Bus Control	4	
Host Interface (HI08)	Port B (GPIO)	16	Table 1-7
Synchronous Serial Interface 0 (SSI0)	Port C (GPIO)	6	Table 1-8
Synchronous Serial Interface 1 Port D (GF (SSI1)		6	Table 1-9
General Purpose Input/Output	3	Table 1-10	
Triple Timer	3	Table 1-11	
JTAG/On-Chip Emulation (On	6	Table 1-12	

Table 1-1 Fui	nctional Group	Signal Allocations
---------------	----------------	--------------------

#### Introduction



- Note: 1. The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each these modes is configured independently, any combination of these modes is possible. The HI08 signals can also be configured alternately as GPIO signals (PB0–PB15).
  - 2. The SSI0 and SSI1 signals can be configured alternatively as Port C GPIO signals (PC0–PC5) and Port D GPIO signals (PD0–PD5), respectively.
  - 3. TIO0–TIO2 can be configured alternatively as GPIO signals.

Figure 1-1 DSP56603 Signals Identified by Functional Group

Power

## POWER

<b>Signal Name</b> (number of pins)	Signal Description
V <sub>CCA</sub> (3)	Address Bus Power— $V_{CCA}$ is an isolated power for sections of address bus I/O drivers, and must be tied externally to all other chip power inputs, except for the $V_{CCQL}$ input. The user must provide adequate external decoupling capacitors.
V <sub>CCC</sub> (1)	<b>Bus Control Power</b> — $V_{CCC}$ is an isolated power for the bus control I/O drivers, and must be tied to all other chip power inputs externally, except for the $V_{CCQL}$ input. The user must provide adequate external decoupling capacitors.
V <sub>CCD</sub> (4)	<b>Data Bus Power</b> — $V_{CCD}$ is an isolated power for sections of data bus I/O drivers, and must be tied to all other chip power inputs externally, except for the $V_{CCQL}$ input. The user must provide adequate external decoupling capacitors.
V <sub>CCH</sub> (1)	<b>Host Power</b> — $V_{CCH}$ is an isolated power for the HI08 logic, and must be tied to all other chip power inputs externally, except for the $V_{CCQL}$ input. The user must provide adequate external decoupling capacitors.
V <sub>CCP</sub> (1)	<b>PLL Power</b> — $V_{CCP}$ is $V_{CC}$ dedicated for Phase Lock Loop (PLL) use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the $V_{CC}$ power rail.
V <sub>CCQH</sub> (3)	<b>Quiet Power High-voltage</b> — $V_{CCQH}$ is an isolated power for the CPU logic, and must be tied to all other chip power inputs externally, except for the $V_{CCQL}$ input. The user must provide adequate external decoupling capacitors. The voltage supplied to these inputs should equal the voltage supplied to I/O power inputs $V_{CCA}$ , $V_{CCC}$ , $V_{CCD}$ , $V_{CCH}$ , and $V_{CCS}$ .
V <sub>CCQL</sub> (4)	<b>Quiet Power Low-voltage</b> —V <sub>CCQL</sub> is an isolated power for the CPU logic, and should not be tied to the other chip power inputs. The user must provide adequate external decoupling capacitors.
V <sub>CCS</sub> (2)	<b>SSIs, GPIO and Timers Power</b> — $V_{CCS}$ is a isolated power for the SSIs, GPIO, and Timers logic, and must be tied to all other chip power inputs externally, except for the $V_{CCQL}$ input. The user must provide adequate external decoupling capacitors.

#### Table 1-2Power Inputs

Ground

# GROUND

<b>Signal Name</b> (number of pins)	Signal Description		
GND <sub>A</sub> (4)	<b>Address Bus Ground</b> —GND <sub>A</sub> is an isolated ground for sections of address bus I/O drivers, and must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.		
GND <sub>C</sub> (2)	<b>Bus Control Ground</b> —GND <sub>C</sub> is an isolated ground for the bus control I/O drivers, and must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.		
GND <sub>D</sub> (4)	<b>Data Bus Ground</b> — $GND_D$ is an isolated ground for sections of the data bus I/O drivers, and must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.		
GND <sub>H</sub> (1)	<b>Host Ground</b> —GND <sub>H</sub> is an isolated ground for the HI08 I/O drivers, and must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.		
GND <sub>P</sub> (1)	<b>PLL Ground</b> —GND <sub>P</sub> is ground dedicated for PLL use, and should be provided with an extremely low impedance path to ground. $V_{CCP}$ should be bypassed to GND <sub>P</sub> with a 0.1 $\mu$ F capacitor located as close as possible to the chip package.		
GND <sub>P1</sub> (1)	<b>PLL Ground 1</b> —GND <sub>P1</sub> is ground dedicated for PLL use, and should be provided with an extremely low impedance path to ground.		
GND <sub>Q</sub> (4)	<b>Quiet Ground</b> —GND <sub>Q</sub> is an isolated ground for the CPU logic, and must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.		
GND <sub>S</sub> (2)	<b>SSIs, GPIO, and Timers Ground</b> —GND <sub>S</sub> is an isolated ground for the SSIs, GPIO, and Timers logic, and must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors.		

# CLOCK AND PHASE LOCK LOOP

Signal Name	Signal Type	State During Reset	Signal Description	
EXTAL	Input	Input	<b>External Clock/Crystal Input</b> —EXTAL interfaces the internal crystal oscillator input to an external crystal or an external clock.	
XTAL	Output	Chip- driven	<b>Crystal Output</b> —XTAL connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.	
PCAP	Input	Indeter- minate	<b>PLL Capacitor</b> —PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to $V_{CCP}$ . If the PLL is not used, PCAP may be tied to $V_{CC}$ , GND, or left floating.	
CLKOUT	Output	Chip- driven	<b>Clock Output</b> —CLKOUT provides an output clock synchronized to the internal core clock phase. When the PLL is enabled, the Division Factor (DF) equals one, and the Multiplication Factor (MF) is less than or equal to four, CLKOUT is also synchronized to EXTAL. When the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.	
PINIT/ NMI	Input	Input	<b>PLL Initial/Non-Maskable Interrupt</b> —During assertion of RESET, the value of PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL Control Register 1 (PCTL1), determining whether the PLL is enabled or disabled. After RESET deassertion and during normal instruction processing, the PINIT/NMI Schmitt-trigger input is a negative-edge-triggered Non-Maskable Interrupt (NMI) request internally synchronized to CLKOUT. This input can tolerate 5 V.	

**Table 1-4**Clock and PLL Signals

#### Interrupt And Mode Control

## INTERRUPT AND MODE CONTROL

Signal Name	Signal Type	State During Reset	Signal Description
RESET	Input	Input	<b>Reset</b> — $\overline{\text{RESET}}$ is an active low, Schmitt-trigger input. Deassertion of the $\overline{\text{RESET}}$ signal is internally synchronized to the clock out (CLKOUT). When asserted, the chip is placed in the Reset state and the internal phase generator is reset. The Schmitt-trigger input allows a slowly rising input, such as a capacitor charging, to reliably reset the chip. If the $\overline{\text{RESET}}$ signal is deasserted synchronous to CLKOUT, exact start-up timing is guaranteed, allowing multiple processors to start up synchronously and operate together. When the $\overline{\text{RESET}}$ signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. In addition, the value on the PINIT/ $\overline{\text{NMI}}$ pin is latched to the PEN bit in the PCTL1 register. This input can tolerate 5 V.
MODA/ IRQA	Input	Input	Mode Select A/External Interrupt Request A—MODA/IRQA is an active low Schmitt-trigger input, internally synchronized to CLKOUT. MODA/IRQA selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes latched into the Operating Mode Register (OMR) when the RESET signal is deasserted. If IRQA is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQA to exit the Wait state. If the processor exits the Stop standby state and IRQA is asserted, the processor exits the Stop state.

 Table 1-5
 Interrupt And Mode Control Signals

Signal Name	Signal Type	State During Reset	Signal Description
MODB/ IRQB	Input	Input	Mode Select B/External Interrupt Request B—MODB/ĪRQB is an active low Schmitt-trigger input, internally synchronized to CLKOUT. MODB/ĪRQB selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes latched into the OMR when the RESET signal is deasserted. If IRQB is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting IRQB to exit the Wait state.
MODC/ IRQC	Input	Input	Mode Select C/External Interrupt Request C—MODC/ĪRQCn is an active low Schmitt-trigger input, internally synchronized to CLKOUT. MODC/ĪRQC selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative- edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes latched into the OMR when the RESET signal is deasserted. If ĪRQC is asserted synchronous to CLKOUT, multiple processors can be resynchronized using the WAIT instruction and asserting ĪRQC to exit the Wait state. This input can tolerate 5 V.
MODD/ IRQD	Input	Input	Mode Select D/External Interrupt Request D MODD/IRQD is an active low Schmitt-trigger input, internally synchronized to CLKOUT. MODD/IRQD selects the initial chip operating mode during hardware reset and becomes a level- sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of sixteen initial chip operating modes, latched into OMR when the RESET signal is deasserted. If IRQD is asserted synchronous to CLKOUT, multiple processors can be re-synchronized using the WAIT instruction and asserting IRQD to exit the Wait state. This input can tolerate 5 V.

Table 1-5	Interrupt And Mode	<b>Control Signals</b>	(Continued)
-----------	--------------------	------------------------	-------------

Expansion Port (Port A)

# **EXPANSION PORT (PORT A)**

Signal Name	Signal Type	State During Reset	Signal Description		
A0-A15	Output	Set according to chip operating mode <sup>1</sup>	<b>Address Bus</b> —These active high outputs specify the address for external program memory accesses. To minimize power dissipation, A0–A15 do not change state when external memory spaces are not being accessed.		
D0-D23	Bi-directional	Tri-stated	<b>Data Bus</b> —These active high, bidirectional input/outputs provide the bidirectional data bus for external program memory accesses. D0–D23 are tri-stated when no external bus activity occurs.		
MCS	Output	Pulled high internally	<b>Memory Chip Select</b> —This signal is an active low output, and is asserted when an external memory access occurs.		
RD	Output	Pulled high internally	<b>Read Enable</b> —This signal is an active low output. $\overline{RD}$ is asserted to read external memory on the data bus (D0–D23).		
WR	Output	Pulled high internally	<b>Write Enable</b> —This signal is an active low output. $\overline{WR}$ is asserted to write external memory on the data bus (D0–D23).		
ĀT	Output	Pulled high internally	<b>Address Tracing</b> —This signal is an active low output. AT is asserted (for half of a clock cycle) whenever a new address is driven on the address bus (A0–A15) in the Program Address Tracing mode. The new address is either a reflection of internal fetch or internal program space move instruction or an external address driven for an external access.		
Note: 1.	<ol> <li>The A0–A15 pins are asserted according to the selected chip operating mode, as determined by the values on the MODA–MODD pins. Each mode has a different reset address. A0–A15 are latched to the value of that reset address minus 1. For example, if the reset address for a selected operating mode is \$0800, the address bus is asserted to \$07FF.</li> </ol>				

**Table 1-6**Expansion Port, Port A Signals

## **HOST INTERFACE (HI08)**

The HI08 provides a fast parallel data to 8-bit port that can be connected directly to the host bus. The HI08 supports a variety of standard buses, and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware. The direction and polarity of all pins on the HI08 is programmable. All pins also have programmable GPIO functionality.

Signal Name	Signal Type	State During Reset	Signal Description
HAD0– HAD7	Bi-directional	Tri- stated	<b>Host Data Bus</b> —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the Host Data bidirectional tri-state bus (HD0–HD7).
	Bi-directional		Host Address and Data Bus—When the HI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the Host Address/Data multiplexed bidirectional tri-state bus (HAD0–HAD7).
	Input or Output		<b>Port B 0–7</b> —When the HI08 is configured as GPIO through the HI08 Port Control Register (HPCR), these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register (HDDR). When configured as an input, this pin can tolerate 5 V.
HA0/ HAS	Input	Tri- stated	Host Address Input 0—When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 0 of the Host Address input bus (HA0).
	Input		<b>Host Address Strobe</b> —When the HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the Host Address Strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable.
	Input or Output		<b>Port B 8</b> —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			When configured as an input, this pin can tolerate 5 V.

 Table 1-7
 Host Interface Signals

### Host Interface (HI08)

Signal Name	Signal Type	State During Reset	Signal Description
HA1/HA8	Input	Tri- stated	<b>Host Address Input 1</b> —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line one of the Host Address input bus (HA1).
	Input		Host Address 8—When the HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line eight of the input Host Address bus (HA8).
	Input or Output		<b>Port B 9</b> —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			When configured as an input, this pin can tolerate 5 V.
HA2/HA9	Input	Tri- stated	Host Address Input 2—When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line two of the Host Address input bus (HA2).
	Input		Host Address 9—When the HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line nine of the input Host Address bus (HA9).
	Input or Output		<b>Port B 10</b> —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			When configured as an input, this pin can tolerate 5 V.

 Table 1-7
 Host Interface Signals (Continued)

Signal Name	Signal Type	State During Reset	Signal Description
HRW/HRD	Input	Tri- stated	Host Read/Write—When the HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Read/Write input (HRW).
	Input		Host Read Data—When the HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the Read Data strobe Schmitt-trigger input (HRD). The polarity of the data strobe is programmable.
	Input or Output		<b>Port B 11</b> —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. When configured as an input, this pin can tolerate 5 V.
HDS/HWR	Input	Tri- stated	<b>Host Data Strobe</b> —When the HI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Data Strobe Schmitt-trigger input (HDS). The polarity of the data strobe is programmable.
	Input		<b>Host Write Enable</b> —When the HI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the Write Data Strobe Schmitt-trigger input (HWR). The polarity of the data strobe is programmable.
	Input or Output		<b>Port B 12</b> —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			When configured as an input, this pin can tolerate 5 V.

 Table 1-7
 Host Interface Signals (Continued)

### Host Interface (HI08)

Signal Name	Signal Type	State During Reset	Signal Description
HCS/HA10	Input	Tri- stated	<b>Host Chip Select</b> —When the HI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is the Host Chip Select input (HCS). The polarity of the chip select is programmable.
	Input		Host Address 10—When the HI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 10 of the input Host Address bus (HA10).
	Input or Output		<b>Port B 13</b> —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			When configured as an input, this pin can tolerate 5 V.
HREQ/ HTRQ	Output	Tri- stated	<b>Host Request</b> —When the HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the Host Request output (HREQ). The polarity of the host request is programmable. The host request can be programmed as a driven or open-drain output.
	Output		<b>Transmit Host Request</b> —When the HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the Transmit Host Request output (HTRQ). The polarity of the host request is programmable. The host request can be programmed as a driven or open-drain output.
	Input or Output		<b>Port B 14</b> —When the HI08 is programmed to interface a multiplexed host bus and the signal is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR.
			When configured as an input, this pin can tolerate 5 V.

 Table 1-7
 Host Interface Signals (Continued)

#### Host Interface (HI08)

Signal Name	Signal Type	State During Reset	Signal Description
HACK/ HRRQ	Input	Tri- stated	<b>Host Acknowledge</b> —When the HI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the Host Acknowledge Schmitt-trigger input (HACK). The polarity of the host acknowledge is programmable.
	Output		<b>Receive Host Request</b> —When the HI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the Receive Host Request output (HRRQ). The polarity of the host request is programmable. The host request can be programmed as a driven or open-drain output.
	Input or Output		<b>Port B 15</b> —When the HI08 is configured as GPIO through the HPCR, this signal is individually programmed as an input or output through the HDDR. When configured as an input, this pin can tolerate 5 V.

 Table 1-7
 Host Interface Signals (Continued)

#### Synchronous Serial Interface 0 (SSI0)

## **SYNCHRONOUS SERIAL INTERFACE 0 (SSI0)**

Two identical Synchronous Serial Interfaces (SSI0 and SSI1) provide a full-duplex serial port for serial communication with a variety of serial devices including one or more industry-standard codecs, other DSPs, or microprocessors. When either SSI port is disabled, it can be used for General Purpose I/O (GPIO).

Signal Name	Signal Type	State During Reset	Signal Description
SC00	Input or Output	Tri- stated	<b>Serial Control Signal 0</b> —The function of SC00 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For Synchronous mode, this signal is used for or for Serial I/O Flag 0.
	Input or Output		<b>Port C 0</b> —When configured as PC0, signal direction is controlled through the SSI0 Port Direction Control Register (PRRC). The signal can be configured as SSI signal SC00 through the SSI0 Port Control Register (PCRC). When configured as an input, this pin can tolerate 5 V.
SC01	Input or Output	Tri- stated	<b>Serial Control Signal 1</b> —The function of SC00 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For Synchronous mode, this signal is used for Serial I/O Flag 1.
	Input or Output		<b>Port C 1</b> —When configured as PC1, signal direction is controlled through the PRRC. The signal can be configured as an SSI signal SC01 through the PCRC.
			When configured as an input, this pin can tolerate 5 V.

 Table 1-8
 Synchronous Serial Interface 0 (SSI0)

#### Synchronous Serial Interface 0 (SSI0)

Signal Name	Signal Type	State During Reset	Signal Description
SC02	Input or Output	Tri- stated	Serial Control Signal 2—SC02 is the frame sync for both the transmitter and receiver in Synchronous mode, and for the transmitter only in Asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
	Input or Output		<b>Port C 2</b> —When configured as PC2, signal direction is controlled through the PRRC. The signal can be configured as an SSI signal SC02 through the PCRC.
			When configured as an input, this pin can tolerate 5 V.
SCK0	Input or Output	Tri- stated	Serial Clock—SCK0 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the SSI interface. The SCK0 is a clock input or output used by both the transmitter and receiver in Synchronous modes, or by the transmitter in Asynchronous modes. Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed
			the minimum clock cycle time of 6T (i.e., the system clock frequency must be at least three times the external SSI clock frequency). The SSI needs at least three DSP phases inside each half of the serial clock.
	Input or Output		<b>Port C 3</b> —When configured as PC3, signal direction is controlled through the PRRC. The signal can be configured as an SSI signal SCK0 through the PCRC.
			When configured as an input, this pin can tolerate 5 V.
SRD0	Input	Tri- stated	<b>Serial Receive Data</b> —SRD0 receives serial data and transfers the data to the SSI Receive Shift Register.
	Input or Output		<b>Port C 4</b> —When configured as PC4, signal direction is controlled through the PRRC. The signal can be configured as an SSI signal SRD0 through the PCRC.
			When configured as an input, this pin can tolerate 5 V.

**Table 1-8**Synchronous Serial Interface 0 (SSI0) (Continued)

#### Synchronous Serial Interface 0 (SSI0)

Signal Name	Signal Type	State During Reset	Signal Description
STD0	Output	Tri- stated	<b>Serial Transmit Data</b> —STD0 is used for transmitting data from the SSI Transmit Shift Register.
	Input or Output		<b>Port C 5</b> —When configured as PC5, signal direction is controlled through the PRRC. The signal can be configured as an SSI signal STD0 through the PCRC. When configured as an input, this pin can tolerate 5 V.

**Table 1-8** Synchronous Serial Interface 0 (SSI0) (Continued)

# SYNCHRONOUS SERIAL INTERFACE 1 (SSI1)

Signal Name	Signal Type	State during Reset	Signal Description
SC10	Input or Output	Tri- stated	<b>Serial Control Signal 0</b> —The function of SC10 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For Synchronous mode, this signal is used for or for Serial I/O Flag 0.
	Input or Output		<b>Port D 0</b> —When configured as PD0, signal direction is controlled through the SSI1 Port Direction Control Register (PRRD). The signal can be configured as SSI signal SC10 through the SSI1 Port Control Register (PCRD).
			When configured as an input, this pin can tolerate 5 V.
SC11	Input or Output	Tri- stated	<b>Serial Control Signal 1</b> —The function of SC11 is determined by the selection of either Synchronous or Asynchronous mode. For Asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For Synchronous mode, this signal is used for Serial I/O Flag 1.
	Input or Output		<b>Port D 1</b> —When configured as PD1, signal direction is controlled through the PRRD. The signal can be configured as an SSI signal SC11 through the PCRD.
			When configured as an input, this pin can tolerate 5 V.
SC12	Input or Output	Tri- stated	<b>Serial Control Signal 2</b> —SC12 is used for frame sync I/O. SC12 is the frame sync for both the transmitter and receiver in Synchronous mode, and for the transmitter only in Asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
	Input or Output		<b>Port D 2</b> —When configured as PD2, signal direction is controlled through the PRRD. The signal can be configured as an SSI signal SC12 through the PCRD.
			When configured as an input, this pin can tolerate 5 V.

 Table 1-9
 Synchronous Serial Interface 1 (SSI1)

## Synchronous Serial Interface 1 (SSI1)

Signal Name	Signal Type	State during Reset	Signal Description
SCK1	Input or Output	Tri- stated	<b>Serial Clock</b> —SCK1 is a bidirectional Schmitt-trigger input signal providing the serial bit rate clock for the SSI interface. The SCK1 is a clock input or output used by both the transmitter and receiver in Synchronous modes, or by the transmitter in Asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (i.e., the system clock frequency must be at least three times the external SSI clock frequency). The SSI needs at least three DSP phases inside each half of the serial clock.
	Input or Output		<b>Port D 3</b> —When configured as PD3, signal direction is controlled through the PRRD. The signal can be configured as an SSI signal SCK1 through the PCRD.
			When configured as an input, this pin can tolerate 5 V.
SRD1	Input	Tri- stated	<b>Serial Receive Data</b> —SRD1 receives serial data and transfers the data to the SSI Receive Shift Register.
	Input or Output		<b>Port D 4</b> —When configured as PD4, signal direction is controlled through the PRRD. The signal can be configured as an SSI signal SRD1 through the PCRD.
			When configured as an input, this pin can tolerate 5 V.
STD1	Output	Tri- stated	<b>Serial Transmit Data</b> —STD1 is used for transmitting data from the SSI Transmit Shift Register.
	Input or Output		<b>Port D 5</b> —When configured as PD5, signal direction is controlled through the PRRD. The signal can be configured as an SSI signal STD1 through the PCRD.
			When configured as an input, this pin can tolerate 5 V.

Table 1-9	Synchronous Serial Interface 1 (SSI1) (Continued)
Table 1-9	Synchronous Serial Interface I (SSII) (Continued)

## **GENERAL PURPOSE I/O, GPIO**

Three dedicated General Purpose Input/Output (GPIO) signals are provided on the DSP56603. Each is reconfigurable as input, output, or tri-state. These signals are exclusively defined as GPIO, and do not offer additional functionality.

Signal Name	Signal Type	State during Reset	Signal Description
GPIO0	Input or Output	Input	<b>General Purpose I/O</b> —When a GPIO signal is used as input, the logic state is reflected to an internal register and can be read by the software. When a GPIO signal is used as output, the logic state is controlled by the software. This input can tolerate 5 V.
GPIO1	Input or Output	Input	<b>General Purpose I/O</b> —When a GPIO signal is used as input, the logic state is reflected to an internal register and can be read by the software. When a GPIO signal is used as output, the logic state is controlled by the software. This input can tolerate 5 V.
GPIO2	Input or Output	Input	<b>General Purpose I/O</b> —When a GPIO signal is used as input, the logic state is reflected to an internal register and can be read by the software. When a GPIO signal is used as output, the logic state is controlled by the software. This input can tolerate 5 V.

**Table 1-10**General Purpose I/O (GPIO)

#### **Triple Timer**

## TRIPLE TIMER

Three identical and independent timers are implemented. The three timers can use internal or external clocking and can interrupt the DSP after a specified number of events (clocks), or can signal an external device after counting a specific number of internal events. When a timer port is disabled, it can be used for General Purpose I/O (GPIO).

Signal Name	Signal Type	State during Reset	Signal Description
TIO0	Input or Output	GPIO Input	<b>Timer 0 Schmitt-Trigger Input/Output</b> —When TIO0 is used as an input, the timer module functions as an external event counter or measures external pulse width or signal period. When TIO0 is used as an output, the timer module functions as a timer and TIO0 provides the timer pulse.
	Input or Output		When the TIO0 is not used by the timer module, it can be used for GPIO.
			When configured as an input, this pin can tolerate 5 V.
TIO1	Input or Output	GPIO Input	<b>Timer 1 Schmitt-Trigger Input/Output</b> —When TIO1 is used as an input, the timer module functions as an external event counter or measures external pulse width or signal period. When TIO1 is used as an output, the timer module functions as a timer and TIO1 provides the timer pulse.
	Input or Output		When TIO1 is not used by the timer module, it can be used for GPIO.
			When configured as an input, this pin can tolerate 5 V.
TIO2	Input or Output	GPIO Input	<b>Timer 2 Schmitt-Trigger Input/Output</b> —When TIO2 is used as an input, the timer module functions as an external event counter or measures external pulse width or signal period. When TIO2 is used as an output, the timer module functions as a timer and TIO2 provides the timer pulse.
	Input or Output		When TIO2 is not used by the timer module, it can be used for GPIO.
			When configured as an input, this pin can tolerate 5 V.

 Table 1-11
 Triple Timer Signals

# JTAG/OnCE INTERFACE

Signal Name	Signal Type	State During Reset	Signal Description	
ТСК	Input	Input	<b>Test Clock</b> —TCK is a test clock input signal used to synchronize the JTAG test logic. The TCK pin can be tri-stated.	
			This input can tolerate 5 V.	
TDI	Input	Input	<b>Test Data Input</b> — TDI is a test data serial input signal used for test instructions and data. TDI is sampled on the rising edge of the TCK signal and has an internal pull-up resistor.	
			This input can tolerate 5 V.	
TDO	Output	Tri-state	<b>Test Data Output</b> — TDO is a test data serial output signal used for test instructions and data. TDO is tri-stateable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of the TCK signal.	
TMS	Input	Input	<b>Test Mode Select</b> — TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of the TCK signal and has an internal pull-up resistor.	
			This input can tolerate 5 V.	
TRST	Input	Input	<b>Test Reset</b> —TRST is an active-low Schmitt-trigger input sign used to asynchronously initialize the test controller. TRST has an internal pull-up resistor. TRST must be asserted during the power up sequence.	
			This input can tolerate 5 V.	
DE	Bi-directional	Input	<b>Debug Event</b> — $\overline{\text{DE}}$ is an open-drain bidirectional active-low signal providing, as an input, a means of entering the Debug mode of operation from an external command controller, and as an output, a means of acknowledging that the chip has entered the Debug mode. The $\overline{\text{DE}}$ has an internal pull-up resistor.	
			When this pin is an input, it can tolerate 5 V.	

#### Table 1-12 JTAG/On-Chip Emulation (OnCE) Interface Signals

JTAG/OnCE Interface

# SECTION 2

# **SPECIFICATIONS**

## **GENERAL CHARACTERISTICS**

The DSP56603 is fabricated in high-density CMOS with Transistor-Transistor Logic (TTL)-compatible inputs and outputs.

Functional operating conditions are given in **Table 2-4** on page 2-3. Absolute maximum ratings given in **Table 2-1** are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond these ratings may affect device reliability or cause permanent damage to the device.

The DSP56603 DC/AC electrical specifications are preliminary and are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after complete characterization and device qualifications have been completed.

Rating	Symbol	Value	Unit	
Supply Voltage	V <sub>CC</sub>	-0.3 to +4	V	
All Input Voltages Excluding "5 Volt Tolerant" Inputs	V <sub>IN</sub>	GND – 0.3 to V <sub>CC</sub> + 0.3	V	
All "5 Volt Tolerant" Inputs Voltages <sup>1</sup>	V <sub>IN5</sub>	GND – 0.3 to V <sub>CC</sub> + 3.95	V	
Current Drain per Pin Excluding V <sub>CC</sub> and GND	Ι	10	mA	
Operating Temperature Range	T <sub>A</sub>	-40 to 85	°C	
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C	
Note: 1. "5 Volt Tolerant" inputs are inputs that tolerate 5 V. All "5 Volt Tolerant" input voltages cannot be				

**Table 2-1** Absolute Maximum Ratings (GND = 0 V)

 "5 Volt Tolerant" inputs are inputs that tolerate 5 V. All "5 Volt Tolerant" input voltages cannot be more than 3.95 V greater than supply voltage. This restriction applies to power-on, as well as to normal operation.

#### **General Characteristics**

### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either or  $V_{CC}$  or GND).

#### Table 2-2 Recommended Operating Conditions

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	2.7 to 3.3	V
Ambient Temperature	T <sub>A</sub>	-40 to +85	°C

Table 2-3	Package Thermal Characteristics
-----------	---------------------------------

	144-pin TQFP				
Thermal Resistance <sup>1</sup>	Symbol	Value	Units		
Junction-to-ambient thermal resistance <sup>2</sup>	$R_{\theta JA}$ or $\theta_{JA}$	49.3	°C/W		
Junction-to-case thermal resistance <sup>3</sup>	$R_{\theta JC}$ or $\theta_{JC}$	8.2	°C/W		
Thermal characterization parameter	Ψ <sub>JT</sub>	5.5	°C/W		

Notes: 1. See discussion under Heat Dissipation on page 4-1.

2. Junction-to-ambient thermal resistance is based on measurements on a horizontal single-sided printed circuit board per SEMI G38-87 in natural convection.

3. Junction-to-case thermal resistance is based on measurements using a cold plate per SEMI G30-88, with the exception that the cold plate temperature is used for the case temperature.

4. Thermal Characterization Parameter,  $\Psi_{JT}$ , is defined in EIA/JESD 51–2. It is a measure of the difference in temperature between the junction and a thermocouple on top of the package normalized by the power dissipation.

5. SEMI is Semiconductor Equipment and Materials International, 805 East Middlefield Road, Mountain View, CA 94043, (415) 964-5111.

6. MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at (800) 854-7179 or (303) 397-7956.

#### **DC Electrical Characteristics**

## DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}; T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}, C_L = 50 \text{ pF} + 2 \text{ TTL Loads})$ 

Characteristics	Symbol	Min	Тур	Max	Unit
Supply Voltage for $V_{CCA}$ , $V_{CCC}$ , $V_{CCD}$ , $V_{CCH}$ , $V_{CCP}$ , $V_{CCQH}$ , $V_{CCQL}$ , and $V_{CCS}^{1}$	V <sub>CC</sub>	2.7	3.0	3.3	V
Input High Voltage • D0–D23 • MOD/IRQ <sup>2</sup> , RESET, PINIT/NMI, and all JTAG/HI08/SSI/Timer/GPIO pins • EXTAL	V <sub>IH</sub> V <sub>IHP</sub> V <sub>IHX</sub>	2.0 2.0 V <sub>CC</sub> - 0.4		V <sub>CC</sub> 5.75 V <sub>CC</sub>	V V V
Input Low Voltage • D0–D23, MOD/IRQ <sup>2</sup> , RESET, PINIT/NMI • all JTAG/HI08/SSI/Timer/GPIO pins • EXTAL	V <sub>IL</sub> V <sub>ILP</sub> V <sub>ILX</sub>	-0.3 -0.3 -0.3		0.8 0.8 0.4	V V V
Input Leakage Current	I <sub>IN</sub>	-10.0		10.0	μA
High-Impedance (Off State) Input Current (2.4 V/0.4 V)	I <sub>TSI</sub>	-10.0		10.0	μA
Output High Voltage (I <sub>OH</sub> = -0.4 mA)	V <sub>OH</sub>	2.4			V
Output Low Voltage $(I_{OL} = 3.0 \text{ mA}, \text{Open Drain Pins } I_{OL} = 6.7 \text{ mA})$		—	—	0.4	V
Internal Supply Current at 60 MHz • in Normal Mode <sup>3, 6</sup> • in Wait Mode <sup>4, 6</sup> • in Stop Mode <sup>5, 6</sup>			57 4.6 50		mA mA μA
PLL Supply Current in Stop Mode (PLL on) <sup>6</sup>		—	3.5		mA
Input Capacitance <sup>6</sup>	C <sub>IN</sub>	—	_	10	pF

Table 2-4	DC Electrical Characteristics for the DSP56603

Notes: 1. Throughout the data sheet, assume that V<sub>CCA</sub>, V<sub>CCC</sub>, V<sub>CCD</sub>, V<sub>CCH</sub>, V<sub>CCP</sub>, V<sub>CCQH</sub>, V<sub>CCQL</sub>, and V<sub>CCS</sub> power pins have the same voltage level.

2. This specification applies to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins.

3. Power Consumption Considerations on page 4-5 provides a formula to compute the estimated current requirements in Normal mode. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). Measurements are based on synthetic intensive DSP benchmarks (see **Appendix A**). The power consumption numbers in this specification are 90% of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current is measured with  $V_{CC} = 2.7$  V at  $T_J = 100^{\circ}$ C. The actual current consumption varies with the operating conditions and the program being executed.

4. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float).

5. In order to obtain these results, all inputs that are not disconnected at Stop mode must be terminated.

6. These values are periodically sampled and not 100% tested.

## AC ELECTRICAL CHARACTERISTICS

The timing specifications in **AC Electrical Characteristics** are tested with a  $V_{IL}$  maximum of 0.3 V and a  $V_{IH}$  minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels set forth in **DC Electrical Characteristics**. AC timing specifications referenced to a device input signal are measured in production with respect to the 50% point of the respective input signal's transition. Timings specified relative to a CLKOUT edge are measured with respect to the 50% point of the applicable CLKOUT transition. All other DSP56603 output timing specifications are measured with the production test machine  $V_{OL}$  and  $V_{OH}$  reference levels set at 0.8 V and 2.0 V, respectively.

**Note:** Unless specifically noted otherwise, all references to CLKOUT edges assume that the PLL is enabled. All timings except those that specifically relate to the EXTAL input are guaranteed by test with the PLL enabled.

## **AC Electrical Characteristics—Internal Clock Operation**

 $(V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}; T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}, C_L = 50 \text{ pF} + 2 \text{ TTL Loads})$ 

For each occurrence of  $T_{H'}$   $T_{L'}$   $T_{C'}$  or  $I_{CYC'}$  substitute the numbers given in **Table 2-5**. (The terms Ef, ET<sub>H'</sub>, ET<sub>L'</sub> and ET<sub>C</sub> are described in **Table 2-6**.)

Characteristics	Symbol	Expression
Internal Operation Frequency With PLL Enabled		$(Ef \times MF^1)/(PDF^2 \times DF^3)$
Internal Operation Frequency With PLL Disabled	f	Ef/2
<ul> <li>Internal Clock High Period</li> <li>PLL disabled</li> <li>PLL enabled and MF ≤ 4</li> <li>PLL enabled and MF &gt; 4</li> </ul>	T <sub>H</sub>	$\begin{array}{c} \mathrm{ET}_{\mathrm{C}}\\ (\mathrm{Min}) \ 0.49 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF}\\ (\mathrm{Max}) \ 0.51 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF}\\ (\mathrm{Min}) \ 0.47 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF}\\ (\mathrm{Max}) \ 0.53 \times \mathrm{ET}_{\mathrm{C}} \times \mathrm{PDF} \times \mathrm{DF}/\mathrm{MF} \end{array}$
<ul> <li>Internal Clock Low Period</li> <li>PLL disabled</li> <li>PLL enabled and MF ≤ 4</li> <li>PLL enabled and MF &gt; 4</li> </ul>	TL	$ET_{C}$ (Min) 0.49 × ET <sub>C</sub> × PDF × DF/MF (Max) 0.51 × ET <sub>C</sub> × PDF × DF/MF (Min) 0.47 × ET <sub>C</sub> × PDF × DF/MF (Max) 0.53 × ET <sub>C</sub> × PDF × DF/MF

Table 2-5 In	ternal Clocks
--------------	---------------

	Characteristics	Symbol	Expression
Internal C	lock Cycle Time With PLL Enabled	T <sub>C</sub>	$ET_C \times PDF \times DF/MF$
Internal C	lock Cycle Time With PLL Disabled	T <sub>C</sub>	$2 \times \text{ET}_{\text{C}}$
Instruction	n Cycle Time	I <sub>CYC</sub>	T <sub>C</sub>
Notes: 1. 2. 3.	MF represents the PLL Multiplication Factor PDF represents the PLL Predivision Factor. DF represents the PLL Division Factor.		

Table 2-5	Internal Clo	ocks (Continued)
-----------	--------------	------------------

## AC Electrical Characteristics—External Clock Operation

 $(V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}; T_A = -40^{\circ} \text{ to } 85^{\circ}\text{C}, C_L = 50 \text{ pF} + 2 \text{ TTL Loads})$ 

The DSP56603 system clock can be derived from the on-chip crystal oscillator, or it can be externally supplied. An externally supplied square wave voltage source should be connected to EXTAL, leaving XTAL physically not connected to the board or socket (see **Figure 2-1** on page 2-6). The rise and fall time of this external clock should be 3 ns maximum.


Num	Characteristics	Symbol	Min	Max	Unit
1	Frequency of EXTAL (EXTAL Pin Frequency)	Ef	0	60.0	MHz
2	Clock Input High <sup>1, 2</sup> <ul> <li>PLL disabled (46.7–53.3% duty cycle)</li> <li>PLL enabled (42.5–57.5% duty cycle, at 60 MHz)</li> </ul>	ET <sub>H</sub>	7.8 7.1	∞ 157.0 µs	ns
3	Clock Input Low <sup>1, 2</sup> <ul> <li>PLL disabled (46.7–53.3% duty cycle)</li> <li>PLL enabled (42.5–57.5% duty cycle)</li> </ul>	ETL	7.8 7.1	∞ 157.0 µs	ns
4	Clock Cycle Time <sup>2</sup> • PLL disabled • PLL enabled	ET <sub>C</sub>	16.7 16.7	∞ 273.1 µs	ns
5	CLKOUT Change from EXTAL Fall, PLL disabled	_	4.3	11.0	ns
6	CLKOUT from EXTAL with PLL enabled $(MF = PDF \times DF, MF \le 4, Ef > 15 MHz)^4$	_	0	1.8	ns
7	Instruction Cycle Time = I <sub>CYC</sub> = T <sub>C</sub> <sup>1, 3</sup> • PLL disabled • PLL enabled	I <sub>CYC</sub>	33.3 16.7	∞ 8.53 µs	ns

Table 2-6 Clock Operation

#### **AC Electrical Characteristics**

 Table 2-6
 Clock Operation (Continued)


Num		Characteristics	Symbol	Min	Max	Unit
Notes:	1.	External Clock Input High, External Clock Input Low, and C signal transition.	LKOUT are	e measure	ed at 50% o	of the
		The maximum value for PLL enabled is given for minimum V The maximum value for PLL enabled is given for minimum V				
		These timings are periodically sampled and not 100% tested.				



Fundamental Frequency Fork Crystal Oscillator

Suggested Component Values:

Calculations were done for a 32.768 kHz crystal with the following parameters: a load capacitance ( $C_L$ ) of 12.5 pF, a shunt capacitance ( $C_0$ ) of 1.8 pF, a series resistance of 40 k $\Omega$ , and drive level of 1  $\mu$ W.



#### Fundamental Frequency Crystal Oscillator

Suggested Component Values:

Calculations were done for a 4/20 MHz crystal with the following parameters: a load capacitance (C<sub>L</sub>)of 30/20 pF, a shunt capacitance (C<sub>0</sub>) of 7/6 pF, a series resistance of 100/20  $\Omega$ , and drive level of 2 mW.

AA0458

Figure 2-1 Crystal Oscillator Circuits




Figure 2-2 External Clock Timing

## AC Electrical Characteristics—Phase Lock Loop (PLL) Characteristics

$$(V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}; T_A = -40^{\circ} \text{ to } 85^{\circ} \text{ C}, C_L = 50 \text{ pF} + 2 \text{ TTL Loads})$$

	Characteristics	Expression	Min	Max	Unit
VCO frequ	uency when PLL enabled <sup>1</sup>	$MF \times Ef \times 2 / PDF$	30	120	MHz
• M	PLL external capacitor (PCAP pin to $V_{CCP}$ )Cpcap 2MF × 425 - 125MF × 590 - 175• MF > 4MF × 520MF × 920				pF
Notes: 1. The VCO output is further divided by 2 when PLL is enabled. If the Division Factor (DF) is 1, the operating frequency is $\frac{\text{VCO}}{2}$ .					
2. Cpcap is the value of the PLL capacitor (connected between PCAP pin and $V_{CCP}$ ). (The recommended value for Cpcap is (500 × MF – 150) pF for MF ≤ 4 and (690 × MF) pF for MF > 4.)					1F > 4.)

Table 2-7 Phase Lock Loop Characteristics

## AC Electrical Characteristics—Reset, Stop, Mode Select, and **Interrupt Timing**

(V<sub>CC</sub> = 3.0 V  $\pm 0.3$  V; T<sub>A</sub> = -40° to 85°C, C<sub>L</sub> = 50 pF + 2 TTL Loads)

WS = Number of Wait States (measured in clock cycles, number of  $T_C$ )


• •		<b>.</b> .	60 MHz		<b>T</b> T <b>1</b> /
Num	Characteristics	Expression	Min	Max	Unit
8	Delay from RESET Assertion to All Pins at Reset Value <sup>1</sup>	20.0 + T <sub>C</sub>		333.34	ns
9	<ul> <li>Required RESET Duration <sup>2, 3</sup></li> <li>Power on, external clock generator, PLL disabled</li> <li>Power on, external clock generator, PLL enabled</li> <li>Power on, internal oscillator</li> <li>During Stop, XTAL disabled</li> <li>During Stop, XTAL enabled</li> <li>During normal operation</li> </ul>	$50 \times ET_{C}$ $1000 \times ET_{C}$ $75000 \times ET_{C}$ $75000 \times ET_{C}$ $2.5 \times T_{C}$ $2.5 \times T_{C}$	833.3 16.72 1.25 1.25 41.7 41.7	 	ns µs ms ms ns ns
10	<ul> <li>Delay from Asynchronous RESET Deassertion to First</li> <li>External Address Output (Internal Reset Deassertion)<sup>4</sup></li> <li>Minimum</li> <li>Maximum</li> </ul>	3.25 × T <sub>C</sub> + 2.2 20.25T <sub>C</sub> + 12.1	56.4 —	349.6	ns ns
11	Synchronous Reset Setup Time from $\overline{\text{RESET}}$ Deassertion to first CLKOUT transition	T <sub>C</sub>	9.0	16.7	ns
12	Synchronous Reset Deassertion, Delay Time from the first CLKOUT transition to the First External Address Output • Minimum • Maximum	$3.25 \times T_{C} + 1.1$ $20.25T_{C} + 5.5$	55.3		ns ns
Notes:	<ol> <li>These timings are periodically sampled and not 100% tested.</li> <li>For an external clock generator, RESET duration is measured during the time in which RESET is asserted, V<sub>CC</sub> is valid, and the EXTAL input is active and valid. For internal oscillator, RESET duration is measured during the time in which RESET is asserted and V<sub>CC</sub> is valid. The specified timing reflects the crystal oscillator stabilization time after power-up. This number is affected both by the specifications of the crystal and other components connected to the oscillator and reflects worst case conditions.</li> <li>When V<sub>CC</sub> is powered up and the "Required RESET Duration" conditions as specified above are not yet met, the device circuitry is in an uninitialized state that may result in significant power consumption. To minimize power consumption, the DSP56603 should be initialized as soon as</li> </ol>				

Table 2-8	<b>Reset Timing</b>
	icoce i mining

possible to limit the duration of the uninitialized state.

4. This specification is valid if the PLL does not lose lock.

**AC Electrical Characteristics** 



\_\_\_\_\_X

Figure 2-4 Synchronous Reset Timing

Num	Characteristics	Expression	60 MHz		Unit
INUIII		Expression	Min	Max	
13	Mode Select Setup Time	_	30.0		ns
14	Mode Select Hold Time		0.0		ns
15	Minimum Edge-Triggered Interrupt Request Assertion Width		10.0		ns
16	Minimum Edge-Triggered Interrupt Request Deassertion Width		10.0		ns
17	<ul> <li>Delay from IRQ or NMI Assertion to External</li> <li>Memory Access Address Out Valid</li> <li>Caused by first interrupt instruction fetch</li> <li>Caused by first interrupt instruction execution</li> </ul>	$4.25 \times T_{C} + 2.2$ $7.25 \times T_{C} + 2.2$	73.0 123.0		ns ns


 Table 2-9
 Mode Select and Interrupt Timings

AA0368

NT	Chamatariatian	Turner in a	60 N	MHz	TT
Num	Characteristics	Expression	Min	Max	Unit
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI Assertion to General Purpose Transfer Output Valid caused by First Interrupt Instruction Execution	10 × T <sub>C</sub> + 5.5	172.2	_	ns
19	Delay from Address Output Valid caused by First Interrupt Instruction Execute to Interrupt Request Deassertion for Level Sensitive Fast Interrupts <sup>1</sup>	$3.75 \times T_{C} + WS \times T_{C} - 15.4$		63.8	ns
20	Delay from $\overline{\text{RD}}$ Assertion to Interrupt Request Deassertion for Level Sensitive Fast Interrupts <sup>1</sup>	$3.25 \times T_{C} + WS \times T_{C} - 15.4$	_	55.4	ns
21	<ul> <li>Delay from WR Assertion to Interrupt Request</li> <li>Deassertion for Level Sensitive Fast Interrupts<sup>1</sup></li> <li>SRAM WS = 1</li> <li>SRAM WS = 2, 3</li> <li>SRAM WS ≥ 4</li> </ul>	$(3.5 + WS) \times T_C - 15.4$ $(3.0 + WS) \times T_C - 15.4$ $(2.5 + WS) \times T_C - 15.4$		59.6 51.3 26.3	ns ns ns
22	Synchronous Interrupt Setup Time from IRQA, IRQB, IRQC, IRQD, NMI Assertion to the Second CLKOUT transition	T <sub>C</sub>	9.0	16.7	ns
23	Synchronous Interrupt Delay Time from CLKOUT's Second Transition to the First External Address Output Valid caused by the First Instruction Fetch after coming out of Wait Minimum Maximum	$9.25 \times T_{C} + 1.1$ 24.75 × T <sub>C</sub> + 5.5	155.3	418.0	ns ns
24	Duration for IRQA Assertion to recover from Stop	_	9.0	_	ns
25	<ul> <li>Delay from IRQA assertion To Fetch of First Instruction (when exiting Stop)<sup>2, 3</sup></li> <li>PLL not active during Stop and Stop Delay enabled (PCTL1 Bit 6 = 0, OMR Bit 6 = 0)</li> </ul>	PLC × $ET_C$ × PDF + (128K – PLC/2) × $T_C$	2.2	22.6	ms
	<ul> <li>PLL not active during Stop, Stop Delay not enabled</li> <li>(PCTL1 Bit 6 = 0, OMR Bit 6 = 1)</li> </ul>	$PLC \times ET_C \times PDF + (23.75 \pm 0.5) \times T_C$	388.3 ns	20.4 ms	
	• PLL active during Stop, no Stop Delay (PCTL1 Bit 6 = 1)	$\begin{array}{c} \mathrm{PLC} \times \mathrm{ET}_{\mathrm{C}} \\ (8.25 \pm 0.5) \times \mathrm{T}_{\mathrm{C}} \end{array}$	129.2	145.8	ns

Table 2-9	Mode Select and Interrupt Timings (Continued)
Table 2-9	wode beleet and meetiupt minings (continued)

Num	n Characteristics Expression 60 MHz U					
Num	Characteristics	Expression	Min	Max	- Unit	
26	<ul> <li>Duration of Level-Sensitive IRQA Assertion to Ensure Interrupt Service (when exiting Stop)<sup>2,3</sup></li> <li>PLL not active during Stop, Stop Delay enabled (PCTL1 Bit 6 = 0, OMR Bit 6 = 0)</li> <li>PLL not active during Stop, Stop Delay not enabled (PCTL1 Bit 6 = 0, OMR Bit 6 = 1)</li> <li>PLL active during Stop, no Stop Delay (PCTL1 Bit 6 = 1)</li> </ul>	PLC × ET <sub>C</sub> × PDF + (128K – PLC/2) × T <sub>C</sub> PLC × ET <sub>C</sub> × PDF + (20.5 ±0.5) × T <sub>C</sub> $5.5 \times T_{C}$	22.6 20.4 91.7		ns ns ns	
27	Interrupt requests rate • HI08, SSI, Timer • IRQ (edge trigger) • IRQ (level trigger)	12T <sub>C</sub> 8T <sub>C</sub> 12T <sub>C</sub>		200.4 133.6 200.4	ns	
Notes	<ol> <li>When using fast interrupts and IRQA, IRQB, I timings 14 through 16 apply to prevent multipl the deasserted edge-triggered mode is recomm are recommended when using level-sensitive r</li> <li>This timing depends on several settings:         <ul> <li>For PLL disabled, using internal oscillator oscillator disabled during Stop (PCTL1 Bit oscillator is stable before executing progra (OMR Bit 6 = 0) provides the proper delay not recommended and these specifications</li> <li>For PLL disabled, using internal oscillator (PCTL1 Bit 5 = 1), no stabilization delay is setting is ignored).</li> <li>For PLL disabled, using external clock (PC recovery time is defined by the PCTL1 Bit</li> <li>For PLL disabled, using external clock (PC recovery time is defined by the PCTL1 Bit</li> <li>For PLL enabled, if PCTL1 Bit 6 is 0, the P requires the PLL to re-lock. The PLL lock p in the range of 0 to 300 cycles. This proced Stop recovery ends when the last of these its count, or the PLL lock procedure comp</li> <li>PLC value for PLL disabled is 0.</li> <li>Maximum value for ET<sub>C</sub> is 4096 (maximum internal frequency (i.e., for 60 MHz it is 40 period, T<sub>C</sub>, T<sub>H</sub>, and T<sub>L</sub> will not be constan</li> </ul> </li> <li>These timings are periodically sampled and not</li> </ol>	e interrupt service. To aver nended when using fast ir node. (PLL Control Register (P t 5 = 0), a stabilization del ums. In that case, resetting While it is possible to se s do not guarantee timing (PCTL1 Bit 4 = 0) and osc required and recovery the CTL1 Bit 4 = 1), no stabiliz 6 and OMR Bit 6 settings CTL1 Bit 4 = 1), no stabiliz 6 and OMR Bit 6 settings LL is shut down during S procedure duration, PLC lure occurs in parallel to t two events occurs (the Ste letes). m multiplication factor) d 196/60 MHz = 68.26 µs). E t. Their width may vary, s	bid these tim terrupts. Le CTL)1 Bit 4 ay is requir the Stop de t OMR Bit 6 s for that ca cillator enable me is minim zation delay ation delay top. Recove (PLL Lock ( he Stop Del op Delay co ivided by th During the s	ning restrict ong interru = 0) and ed to assur elay 5 = 1, it is use. bled during hal (OMR B v is required is required tring from S Cycles), ma ay counter, unter comp the desired tabilization	tions, pts e the s Stop bit 6 d and d and bit 9 d and bit 9 d and bit 9 s and pletes	






Figure 2-6 External Interrupt Timing (Negative Edge-Triggered)





Figure 2-7 Synchronous Interrupt from Wait Timing






Figure 2-10 Recovery from Stop Using IRQA Interrupt Service

# **AC Electrical Characteristics—Port A**

(V<sub>CC</sub> = 3.0 V ±0.3 V; T<sub>A</sub> = -40° to 85°C, C<sub>L</sub> = 50 pF + 2 TTL Loads)


Num	Characteristics	Symbol	Expression	60 N	MHz	Unit
Num	Characteristics	Symbol	Expression	Min	Max	Omt
100	Address Valid and $\overline{MCS}$ Assertion Pulse Width• $1 \le WS \le 3$ • $4 \le WS \le 7$ • $WS \ge 8$	t <sub>RC</sub> , t <sub>WC</sub>	$(WS + 1) \times T_C - 4.4$ $(WS + 2) \times T_C - 4.4$ $(WS + 3) \times T_C - 4.4$	28.9 95.6 178.9		ns
101	Address Valid and $\overline{MCS}$ Assertion to $\overline{WR}$ Assertion • WS = 1 • 2 ≤ WS ≤ 3 • WS ≥ 4	t <sub>AS</sub>	$0.25 \times T_{C} - 3.7$ $0.75 \times T_{C} - 4.4$ $1.25 \times T_{C} - 4.4$	0.5 8.1 16.4		ns
102	$\overline{WR}$ Assertion Pulse Width• WS = 1• 2 ≤ WS ≤ 3• WS ≥ 4	t <sub>WP</sub>	$1.5 \times T_{C} - 5.7$ WS × T <sub>C</sub> - 4.4 (WS - 0.5) × T <sub>C</sub> - 4.4	19.3 28.9 53.9		ns
103	$\overline{\text{WR}}$ Deassertion to AddressInvalid and $\overline{\text{MCS}}$ Deassertion• $1 \le \text{WS} \le 3$ • $4 \le \text{WS} \le 7$ • $\text{WS} \ge 8$	t <sub>WR</sub>	$0.25 \times T_{C} - 3.8$ $1.25 \times T_{C} - 4.4$ $2.25 \times T_{C} - 4.4$	0.4 16.4 33.1		ns
104	Address and $\overline{\text{MCS}}$ Valid to Input Data Valid, WS $\ge 1$	t <sub>AA</sub> , t <sub>AC</sub>	$(WS + 0.75) \times T_C - 8.5$	_	20.7	ns
105	$\overline{\text{RD}}$ Assertion to Input Data Valid, WS $\geq 1$	t <sub>OE</sub>	$(WS + 0.5) \times T_C - 8.5$		16.5	ns
106	RD Deassertion to Data Invalid (Data Hold Time)	t <sub>OHZ</sub>	_	0.0		ns
107	Address Valid to $\overline{WR}$ Deassertion, WS $\geq 1$	t <sub>AW</sub>	$(WS + 0.75) \times T_C - 4.4$	24.8		ns
108	Data Valid to $\overline{\text{WR}}$ Deassertion (Data setup time), WS $\geq 1$	t <sub>DS</sub> (t <sub>DW</sub> )	$(WS - 0.25) \times T_C - 3.9$	8.6		ns

## Table 2-10 SRAM Read and Write Access

Num	Characteristics	Symbol	Expression	60 N	MHz	Unit
INUIII	Characteristics	Symbol	Expression	Min	Max	Unit
109	Data Hold Time from $\overline{WR}$ Deassertion • $1 \le WS \le 3$ • $4 \le WS \le 7$ • $WS \ge 8$	t <sub>DH</sub>	$0.25 \times T_{C} - 3.8$ $1.25 \times T_{C} - 3.8$ $2.25 \times T_{C} - 3.8$	0.4 17.0 33.7		ns
110	$\overline{WR}$ Assertion to Data Active• WS = 1• 2 ≤ WS ≤ 3• WS ≥ 4		$0.75 \times T_{C} - 3.7$ $0.25 \times T_{C} - 3.7$ $-0.25 \times T_{C} - 3.7$	8.8 0.5 -7.9		ns
111	<ul> <li>WR Deassertion to Data High Impedance</li> <li>1 ≤ WS ≤ 3</li> <li>4 ≤ WS ≤ 7</li> <li>WS ≥ 8</li> </ul>	_	$0.25 \times T_{C} + 0.6$ $1.25 \times T_{C} + 0.6$ $2.25 \times T_{C} + 0.6$		4.8 21.4 38.1	ns
112	Previous $\overline{\text{RD}}$ Deassertion to Data Active (Write) • $1 \le \text{WS} \le 3$ • $4 \le \text{WS} \le 7$ • $\text{WS} \ge 8$	_	$1.25 \times T_{C} - 4.4$ 2.25 × T <sub>C</sub> - 4.4 3.25 × T <sub>C</sub> - 4.4	16.4 33.1 49.8		ns
113	$\overline{\text{RD}}$ Deassertion Time• $1 \le \text{WS} \le 3$ • $4 \le \text{WS} \le 7$ • $\text{WS} \ge 8$	_	$0.75 \times T_{C} - 4.4$ $1.75 \times T_{C} - 4.4$ $2.75 \times T_{C} - 4.4$	8.1 24.8 41.4		ns
114	$\overline{\text{WR}}$ Deassertion Time $WS = 1$ $2 \le WS \le 3$ $4 \le WS \le 7$ $WS \ge 8$		$0.5 \times T_{C} - 3.1$ $T_{C} - 3.1$ $2.5 \times T_{C} - 3.1$ $3.5 \times T_{C} - 3.1$	5.2 13.6 38.6 55.2		ns
115	Address Valid to $\overline{\text{RD}}$ Assertion		$0.5 \times T_{C} - 4.0$	4.3		ns
116	RD Assertion Pulse Width		$(WS + 0.25) \times T_C - 3.8$	17.0		ns
117	$\overline{\text{RD}}$ Deassertion to AddressInvalid• $1 \le \text{WS} \le 3$ • $4 \le \text{WS} \le 7$ • $\text{WS} \ge 8$		$0.25 \times T_{C} - 3.0$ $1.25 \times T_{C} - 3.0$ $2.25 \times T_{C} - 3.0$	1.2 17.8 34.5		ns

Table 2-10	SRAM Read and	Write Access	(Continued)
------------	---------------	--------------	-------------

Num		Characteristics	Symbol	Expression	60 N	ИНz	Unit
Tum		Characteristics	Symbol	Expression	Min	Max	Unit
Notes:	1. 2. 3.	WS refers to the number of Wait States, as specified in the BCR. The asynchronous delays specified in the expressions are valid for DSP56603-60. The Address Trace (AT) pin is also active on accesses to internal program memory if the Address Trace Enable (ATE) bit (Bit 15) of the OMR is set. In this case, the MCS, RD, and WR signals are deasserted and the data bus is tri-stated while the address bus is driven with the address of the internal access.					






Figure 2-11 SRAM Read Access




Figure 2-12 SRAM Write Access

Num	Characteristics Expression		60 MHz		Unit
Num	Characteristics	Expression	Min	Max	Unit
198	CLKOUT Low to Address Valid and $\overline{\text{MCS}}$ Assertion	$0.25 \times T_{C} + 5.5$	_	9.7	ns
199	CLKOUT Low to Address Invalid and $\overline{\text{MCS}}$ Deassertion	$0.25 \times T_{C}$	4.2	—	ns
202	CLKOUT Low to Data Out Active <sup>5</sup>	$0.25 \times T_{C}$	4.2	_	ns
203	CLKOUT Low to Data Out Valid	$0.25 \times T_{C} + 5.5$		9.7	ns
204	CLKOUT Low to Data Out Invalid	$0.25 \times T_{C}$	4.2	_	ns
205	CLKOUT Low to Data Out High $Z^5$	$0.25 \times T_{C} + 1.1$		5.3	ns
206	Data in valid to CLKOUT Low (Setup)	—	3.0	_	ns
207	CLKOUT Low to Data In Invalid (Hold)		0.0		ns

 Table 2-11
 External Bus Synchronous Timings (SRAM Access)

Num	Characteristics	Expression	60 N	ИНz	Unit
num	Characteristics	Expression	Min	Max	
208	CLKOUT Low to RD Assertion <ul> <li>Minimum</li> </ul>	$0.5 \times T_{c} + 1.1$	9.4		ns
	Maximum	$\begin{array}{c} 0.5 \times {\rm T_C} + 1.1 \\ 0.5 \times {\rm T_C} + 5.5 \end{array}$		13.8	ns
209	CLKOUT Low to $\overline{RD}$ Deassertion		0.0	5.5	ns
210	CLKOUT Low to $\overline{WR}$ Assertion <sup>3</sup> • WS = 1 • 2 $\leq$ WS $\leq$ 3 • WS $\geq$ 4	$0.5 \times T_{C} + 6.2$ $0.5 \times T_{C} + 6.2$	10.1 1.8 10.1	14.5 6.2 14.5	ns
211	CLKOUT Low to $\overline{\mathrm{WR}}$ Deassertion	_	0.0	4.9	ns
Notes:	<ol> <li>WS is the number of Wait States specified in the</li> <li>The asynchronous delays specified in the expresion of WS&gt;1, WR assertion refers to the next rising of "External Bus Synchronous Timings" should be for relative timings.</li> <li>These timings are periodically sampled and are</li> </ol>	essions are valid for edge of CLKOUT. e used only for rel	ference to tl		d not

Table 2-11         External Bus Synchronous Timings (SRAM Access) (Continued)	Table 2-11	External Bus Sy	vnchronous 7	Timings (SRAN	Access)	(Continued)
---	------------	-----------------	--------------	---------------	---------	-------------

Table 2-12	Address Trace Timings (Synchronous and Asynchronous)	)
	ridaress frace finnings (synchronous and risynchronous)	/

Characteristics	Europeier	60 N	Unit	
Characteristics	Expression	Min	Max	
Address Setup Time to $\overline{\mathrm{AT}}$ Assertion	$0.5 \times T_{C} - 4.4$	3.9		ns
AT Pulse Width	$0.5 \times T_{C} - 4.4$	3.9	_	ns
CLKOUT Low to $\overline{AT}$ Assertion	$0.75 \times T_{C} + 5.5$	18.0	_	ns
CLKOUT Low to AT Deassertion <ul> <li>Minimum</li> <li>Maximum</li> </ul>	$0.25 \times T_{C} + 1.1$ $0.25 \times T_{C} + 5.5$	5.3	 9.7	ns ns
0	AT Pulse Width         CLKOUT Low to AT Assertion         CLKOUT Low to AT Deassertion         • Minimum	Address Setup Time to $\overline{AT}$ Assertion $0.5 \times T_C - 4.4$ $\overline{AT}$ Pulse Width $0.5 \times T_C - 4.4$ CLKOUT Low to $\overline{AT}$ Assertion $0.75 \times T_C + 5.5$ CLKOUT Low to $\overline{AT}$ Deassertion $0.25 \times T_C + 1.1$	CharacteristicsExpressionAddress Setup Time to $\overline{AT}$ Assertion $0.5 \times T_C - 4.4$ $3.9$ $\overline{AT}$ Pulse Width $0.5 \times T_C - 4.4$ $3.9$ CLKOUT Low to $\overline{AT}$ Assertion $0.75 \times T_C + 5.5$ $18.0$ CLKOUT Low to $\overline{AT}$ Deassertion $0.25 \times T_C + 1.1$ $5.3$	Address Setup Time to $\overline{AT}$ Assertion $0.5 \times T_C - 4.4$ $3.9$ $ \overline{AT}$ Pulse Width $0.5 \times T_C - 4.4$ $3.9$ $ \overline{AT}$ Pulse Width $0.75 \times T_C - 4.4$ $3.9$ $ \overline{CLKOUT}$ Low to $\overline{AT}$ Assertion $0.75 \times T_C + 5.5$ $18.0$ $ \overline{CLKOUT}$ Low to $\overline{AT}$ Deassertion $0.25 \times T_C + 1.1$ $5.3$ $-$

Note: 1. The Address Trace (AT) pin is also active on accesses to internal program memory if the Address Trace Enable (ATE) bit (Bit 15) of the OMR is set. In this case, the MCS, RD, and WR signals are deasserted and the data bus is tri-stated while the address bus is driven with the address of the internal access.




Figure 2-13 Synchronous Bus Timings SRAM 1 WS

# AC Electrical Characteristics—Host Interface Timing

(V<sub>CC</sub> = 3.0 V  $\pm 0.3$  V; T<sub>A</sub> = -40° to 85°C, C<sub>L</sub> = 50 pF + 2 TTL Loads)

# **Host Port Usage Considerations**

Careful synchronization is required when reading multi-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected. The situation exists in the Host port. The considerations for proper operation are discussed below.

1. Asynchronous Reading of Receive Byte Registers—When reading the receive byte registers, RXH or RXL, the Host programmer should use

interrupts or poll the RXDF flag, which indicates that data is available. This assures that the data in the receive byte registers will be valid.

- 2. **Overwriting Transmit Byte Registers**—The Host programmer should not write to the transmit byte registers, TXH or TXL, unless the TXDE bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers can transfer valid data to the HRX register.
- 3. **Overwriting the Host Vector**—The Host Vector register should be changed only when the Host Command bit (HC) is clear. This guarantees that the DSP56603 interrupt control logic can receive a stable vector.

Num	Characteristic	Course h a l	European	60 I	MHz	Unit
Num	Characteristic	Symbol	Expression	Min	Max	Unit
300	Access Cycle Time		$4 \times T_C$	66.7		ns
301	Read Data Strobe Assertion Width <sup>5</sup> HACK Assertion Width	_	T <sub>C</sub> + 16.5	33.2		ns
302	Read Data Strobe Deassertion Width <sup>5</sup> HACK Deassertion Width	_		16.5		ns
303	Read Data Strobe Deassertion Width between two consecutive "Last Data Register" Reads, two consecutive CVR Reads, two consecutive ICR Reads, or two consecutive ISR Reads <sup>3, 5, 8</sup>		2.5 × T <sub>C</sub> + 11.0	52.7		ns
304	Write Data Strobe Assertion Width <sup>6</sup>	_	—	22.0		ns
305	Write Data Strobe Deassertion Width <sup>6</sup>	_	$2.5 \times T_{C} + 11.0$	52.7		ns
306	HAS Assertion Width		—	16.5		ns
307	$\overline{\text{HAS}}$ Deassertion to Data Strobe Assertion <sup>4</sup>	_	_	0		ns
308	Host Data Input Setup Time before Write Data Strobe Deassertion <sup>6</sup>			16.5		ns
309	Host Data Input Hold Time after Write Data Strobe Deassertion <sup>6</sup>	_	_	5.5		ns
310	Read Data Strobe Assertion to Output Data Active from High Impedance <sup>5, 10</sup> HACK Assertion to Output Data Active from High Impedance <sup>10</sup>			5.0		ns
311	Read Data Strobe Assertion to Output Data Valid <sup>5</sup> HACK Assertion to Output Data Valid				33.0	ns

 Table 2-13
 Host Interface Timing

Num	Characteristic	Symbol	Expression	60 N	MHz	Unit
Inum	Characteristic	Symbol	Expression	Min	Max	Unit
312	Read Data Strobe Deassertion to Output Data High Impedance <sup>5, 10</sup> HACK Deassertion to Output Data High Impedance <sup>10</sup>				16.5	ns
313	Output Data Hold Time after Read Data Strobe Deassertion <sup>5</sup> Output Data Hold Time after HACK Deassertion		_	5.5		ns
314	$\overline{\text{HCS}}$ Assertion to Read Data Strobe Deassertion		$T_{C} + 16.5$	33.2		ns
315	$\overline{\text{HCS}}$ Assertion to Write Data Strobe Deassertion <sup>6</sup>			16.5		ns
316	HCS Assertion to Output Data Valid			_	27.5	ns
317	$\overline{\text{HCS}}$ Hold Time after Data Strobe Deassertion <sup>4, 6</sup>			0		ns
318	Address (HAD0–HAD7) Setup Time before $\overline{\text{HAS}}$ Deassertion (HMUX = 1)			7.7	_	ns
319	Address (HAD0–HAD7) Hold Time after $\overline{\text{HAS}}$ Deassertion (HMUX = 1)			5.5	_	ns
320	HA8–HA10 (HMUX = 1), HA0–HA2 (HMUX = 0), HRW Setup Time before Data Strobe Assertion <sup>4</sup>			11.0		ns
321	HA8–HA10 (HMUX = 1), HA0–HA2 (HMUX = 0), HRW Hold Time after Data Strobe Deassertion <sup>4</sup>			5.5	_	ns
322	Delay from Read Data Strobe Deassertion to Host Request Assertion for "Last Data Register" Read <sup>5, 7, 8, 9</sup>		2 × T <sub>C</sub> + 27.5	60.8		ns
323	Delay from Write Data Strobe Deassertion to Host Request Assertion for "Last Data Register" Write <sup>6, 7, 8, 9</sup>		1.5 × T <sub>C</sub> + 27.5	52.5		ns
324	Delay from Data Strobe Assertion to Host Request Deassertion for "Last Data Register" Read or Write $(HROD = 0)^{4, 7, 8}$				27.5	ns
325	Delay from Data Strobe Assertion to Host Request Deassertion for "Last Data Register" Read or Write (HROD = 1, Open drain host request) <sup>4, 7, 8, 9</sup>				300.0	ns

Num	Num Characte	Characteristic		<b>.</b> .	60 MHz		Unit
INUIII		Characteristic	Symbol	Expression	Min	Max	
Notes:	1.	See Host Port Usage Considerations on page 2-19.					
	2.	In the following timing diagrams ( <b>Figure 2-14</b> through <b>Figure 2-18</b> ), the controls pins are drawn as active low. Pin polarity is programmable.					
	3.	This timing must be adhered to only if two consecutive	utive reads	from one of these	register	s are exe	cuted.
	4.	The Data Strobe is HRD or HWR in the Dual Data					
	5.	The Read Data Strobe is HRD in the Dual Data Stro	obe mode, l	HDS in the Single	Data Str	obe mo	de.
	6.	The Write Data Strobe is HWR in the Dual Data St	robe mode,	HDS in the Single	e Data S	trobe mo	ode.
	7.						
	8.	<ol> <li>The "Last Data Register" is the register at address \$7, which is the last location to be read or written ir data transfers.</li> </ol>					
	9. 10.	In this calculation, the host request signal is pulled These timings are periodically sampled and are no			e Open I	Drain mo	ode.




Figure 2-14 Read Timing Diagram—Non Multiplexed Bus




Figure 2-15 Write Timing Diagram—Non Multiplexed Bus




Figure 2-16 Host Interrupt Vector Register (IVR) Read Timing Diagram




Figure 2-17 Read Timing Diagram—Multiplexed Bus




Figure 2-18 Write Timing Diagram—Multiplexed Bus

# AC Electrical Characteristics—SSI0/SSI1 Timing

(V<sub>CC</sub> = 3.0 V  $\pm 0.3$  V; T<sub>A</sub> = -40° to 85°C, C<sub>L</sub> = 50 pF + 2 TTL Loads)

<b>Table 2-14</b>	Key to	Table 2-14 SSI	Timing
-------------------	--------	----------------	--------

Case	Meaning
t <sub>SSICC</sub>	SSI Clock Cycle Time
ТХС	Transmit Clock (on SCK Pin)
RXC	Receive Clock (on SC0 or SCK Pin)
FST	Transmit Frame Sync (on SC2 Pin)
FSR	Receive Frame Sync (SC1 or SC2 Pin)
i ck	Internal Clock

Case	Meaning
x ck	External Clock
i ck a	Internal Clock, Asynchronous Mode (Asynchronous implies that TXC and RXC are two different clocks)
i ck s	Internal Clock, Synchronous Mode (Synchronous implies that TXC and RXC are the same clock)
bl	Bit Length
wl	Word Length
wr	Word Length Relative

## Table 2-14 Key to Table 2-14 SSI Timing (Continued)

## Table 2-15 SSI Timing

Num	Characteristics	Symbol	Expression	60 N	ΛHz	Case	Unit
INUIII	Characteristics	Symbol	Expression	Min	Max	Case	Unit
430	Clock Cycle <sup>1</sup>	t <sub>SSICC</sub>	$\begin{array}{c} 4 \times T_{C} \\ 3 \times T_{C} \end{array}$	66.7 50.0		i ck x ck	ns ns
431	Clock High Period • for internal clock • for external clock		$2 \times T_{\rm C} - 12.2$ $1.5 \times T_{\rm C}$	21.1 25.0		i ck x ck	ns ns
432	Clock Low Period • for internal clock • for external clock		$2 \times T_{\rm C} - 12.2$ $1.5 \times T_{\rm C}$	21.1 25.0		i ck x ck	ns ns
433	RXC Rising Edge to FSR Out (bl) High	_	_	_	45.1 26.8	x ck i ck a	ns ns
434	RXC Rising Edge to FSR Out (bl) Low		_	_	45.1 26.8	x ck i ck a	ns ns
435	RXC Rising Edge to FSR Out (wr) High <sup>3</sup>	_	_	_	47.6 29.3	x ck i ck a	ns ns
436	RXC Rising Edge to FSR Out (wr) Low <sup>3</sup>	_		_	47.6 29.3	x ck i ck a	ns ns
437	RXC Rising Edge to FSR Out (wl) High	_		_	45.9 25.6	x ck i ck a	ns ns
438	RXC Rising Edge to FSR Out (wl) Low	—	—	_	45.1 26.8	x ck i ck a	ns ns

NI	Characteristics Sym	Symbol	Evenesion	60 MHz		Casa	Tinit
Num	Characteristics	Symbol	Expression	Min	Max	- Case	Unit
439	Data In Setup Time before RXC (SCK in Synchronous Mode) Falling Edge			0.0 23.2		x ck i ck	ns ns
440	Data In Hold Time after RXC Falling Edge			6.1 3.6		x ck i ck	ns ns
441	FSR Input (bl, wr) High before RXC Falling Edge <sup>3</sup>		_	28.0 1.2		x ck i ck a	ns ns
442	FSR Input (wl) High before RXC Falling Edge		_	28.0 1.2	_	x ck i ck a	ns ns
443	FSR Input Hold Time after RXC Falling Edge	_	_	3.6 0.0		x ck i ck a	ns ns
444	Flags Input Setup before RXC Falling Edge		_	0.0 23.2		x ck i ck s	ns ns
445	Flags Input Hold Time after RXC Falling Edge	_		7.3 0.0		x ck i ck s	ns ns
446	TXC Rising Edge to FST Out (bl) High	_			35.4 18.3	x ck i ck	ns ns
447	TXC Rising Edge to FST Out (bl) Low		_		37.8 20.7	x ck i ck	ns ns
448	TXC Rising Edge to FST Out (wr) High <sup>3</sup>	_	_		37.8 20.7	x ck i ck	ns ns
449	TXC Rising Edge to FST Out (wr) Low <sup>3</sup>	_			40.3 23.2	x ck i ck	ns ns
450	TXC Rising Edge to FST Out (wl) High	_	_		36.6 19.5	x ck i ck	ns ns
451	TXC Rising Edge to FST Out (wl) Low				37.8 20.7	x ck i ck	ns ns
452	TXC Rising Edge to Data Out Enable from High Impedance	_			37.8 20.7	x ck i ck	ns ns
454	TXC Rising Edge to Data Out Valid	—	$35 + 0.5 \times T_{C}$		52.8 25.6	x ck i ck	ns ns
455	TXC Rising Edge to Data Out High Impedance <sup>2</sup>	_	_		37.8 19.5	x ck i ck	ns ns
457	FST Input (bl, wr) Setup Time before TXC Falling Edge <sup>3</sup>		—	2.0 21.0		x ck i ck	ns ns

**Table 2-15**SSI Timing (Continued)


Num	Chara staristics	Combol Europeian	60 MHz		C	Unit	
Num	Characteristics	Symbol	Expression	Min	Max	Case	
458	FST Input (wl) to Data Out Enable from High Impedance <sup>2</sup>				32.9	x ck i ck	ns
460	FST Input (wl) Setup Time before TXC Falling Edge	_		2.0 21.0	_	x ck i ck	ns ns
461	FST Input Hold Time After TXC Falling Edge	_		4.0 0.0	_	x ck i ck	ns ns
462	Flag Output Valid After TXC Rising Edge	—		_	39.0 22.0	x ck i ck	ns ns

Table 2-15 SSI Timing (Continued)

Notes: 1. For internal clock, External Clock Cycle is defined by I<sub>cyc</sub> and SSI control register.

2. These timings are periodically sampled and are not 100% tested.

3. The Word Relative Frame Sync signal is related to the clock signal as the Bit Length Frame Sync signal, but has a period that extends from one serial clock pulse prior to the first bit clock pulse (the same as the Bit Length Frame Sync signal) until one serial clock pulse prior to the last bit clock pulse of the first word in the frame.



NOTE: In the Network mode, output flag transitions can occur at the start of each time slot within the frame. In the Normal mode, the output flag state is asserted for the entire frame period.

AA0382

Figure 2-19 SSI Transmitter Timing




Figure 2-20 SSI Receiver Timing

# AC Electrical Characteristics—Timer Timing

(V<sub>CC</sub> = 3.0 V  $\pm$ 0.3 V; T<sub>A</sub> = -40° to 85°C, C<sub>L</sub> = 50 pF + 2 TTL Loads)

Num	Characteristics	Characteristics Symbol Expression		60 MHz		Unit	
INUIII	Characteristics			Min	Min Max		
480	TIO Low		$2 \times T_{C} + 2.4$	35.7		ns	
481	TIO High		$2 \times T_{C} + 2.4$	35.7		ns	
482	Timer Setup Time from TIO (Input) Assertion to CLKOUT Rising Edge		T <sub>C</sub>	11.0	16.7	ns	
483	Synchronous Timer Delay Time from CLKOUT Rising Edge to the External Memory Access Address Out Valid, caused by first interrupt instruction execution		$10.25 \times T_{C} + 1.2$	172.0		ns	
484	CLKOUT Rising Edge to TIO (output) Assertion		$\begin{array}{c} 0.5 \times {\rm T_C} + 4.3 \\ 0.5 \times {\rm T_C} + 24.2 \end{array}$	12.6	32.5	ns	
485	CLKOUT Rising Edge to TIO (output) Deassertion		$0.5 \times T_{C} + 4.3$ $0.5 \times T_{C} + 24.2$	12.6	32.5	ns	

Table 2-16Timer Timing




Figure 2-21 TIO Timer Event Input Restrictions




Figure 2-22 Timer Interrupt Generation





Figure 2-23 External Pulse Generation

# AC Electrical Characteristics—GPIO Timing

(V<sub>CC</sub> = 3.0 V ±0.3 V; T<sub>A</sub> = -40° to 85°C, C<sub>L</sub> = 50 pF + 2 TTL Loads)

**Note:** GPIO timings apply to all GPIO signals used on the dedicated GPIO pins, HI08 pins, SSI pins, and Timer pins.

Num	Characteristics	Symbol	Symbol Expression 60 MHz		<b>/Hz</b>	Unit
Tum	Characteristics	Symbol	LAPICSSION	Min	Max	Unit
490	CLKOUT Edge to GPIO Output Valid (GPIO Out Delay Time)				37.8	ns
491	CLKOUT Edge to GPIO Output Invalid (GPIO Out Hold Time)			3.6	_	ns
492	GPIO In Valid to CLKOUT Edge (GPIO In Setup Time)			14.6	_	ns
493	CLKOUT Edge to GPIO Input Invalid (GPIO In Hold Time)			0.0		ns
494	Fetch to CLKOUT Edge before GPIO Change		$6.75 \times T_{C}$	112.5	—	ns



fetch the instruction MOVE X0,X:(R0); X0 contains the new value of GPIO and R0 contains the address of GPIO data register

AA0384

Figure 2-24 GPIO Timing

# AC Electrical Characteristics—JTAG Timing

(V<sub>CC</sub> = 3.0 V  $\pm$  0.3 V; T<sub>A</sub> = -40° to 85°C, C<sub>L</sub> = 50 pF + 2 TTL Loads)

NI	Chara stariati sa	Course la cal	ol Expression –	60 I	MHz	The
Num	Characteristics	Symbol	Expression	Min	Max	Unit
500	TCK Frequency of Operation		$1/(3 \times T_{\rm C})$	0.0	22.0	MHz
501	TCK Cycle Time in Crystal Mode		—	45.0	_	ns
502	TCK Clock Pulse Width Measured at 1.5 V			20.0	_	ns
503	TCK Rise and Fall Times — —		0.0	3.0	ns	
504	Boundary Scan Input Data Setup Time — —		5.0	_	ns	
505	Boundary Scan Input Data Hold Time — –		—	24.0	_	ns
506	TCK Low to Output Data Valid — —		—	0.0	40.0	ns
507	TCK Low to Output High Impedance <sup>1</sup>		—	0.0	40.0	ns
508	TMS, TDI Data Setup Time		—	5.0	_	ns
509	TMS, TDI Data Hold Time		—	25.0	_	ns
510	TCK Low to TDO Data Valid		—	0.0	44.0	ns
511	TCK Low to TDO High Impedance <sup>1</sup>		—	0.0	44.0	ns
512	TRST Assert Time		—	100.0	_	ns
513	TRST Setup Time to TCK Low		—	40.0	_	ns
514	DE assertion time in order to enter debug mode		$1.5 \times T_{C} + 11.0$	36.0		ns
515	Response time when DSP56603 is executing NOP instructions from internal memory		$5.5 \times T_{C} + 33.0$	_	124.7	ns
516	Debug acknowledge assertion time		$3 \times T_{C} + 11.0$	61.0	_	ns
Note:	1. These timings are periodically sampled	l and are not	t 100% tested.			

Table 2-18 JTAG Timing




Figure 2-25 Test Clock Input Timing Diagram




Figure 2-26 Boundary Scan (JTAG) Timing Diagram




Figure 2-27 Test Access Port Timing Diagram




Figure 2-28 TRST Timing Diagram




Figure 2-29 OnCE—Debug Request

# PACKAGING


# PACKAGE AND PIN-OUT INFORMATION

This section contains package and pin-out information for the 144-pin Thin Quad Flat Pack (TQFP) configuration of the DSP56603. **Table 3-1** on page 3-4 identifies the DSP56603 pins on the package in numeric order. **Table 3-2** on page 3-5 identifies the DSP56603 pins by name order. **Table 3-4** on page 3-11 groups power and ground leads. Mechanical drawings of the package are presented in **Figure 3-3** on page 3-12.

Complete mechanical information regarding DSP56603 packaging is available by facsimile through Motorola's Mfax<sup>™</sup> system. Call (602) 244-6609 to obtain instructions for using this system. The automated system requests the following information:

- The receiving fax telephone number including area code or country code
- The caller's Personal Identification Number (PIN)
- **Note:** For first time callers, the system provides instructions for setting up a PIN, which requires entry of a name and telephone number.
  - The type of information requested:
    - Instructions for using the system
    - A literature order form
    - Specific part technical information or data sheets
    - Other information described by the system messages

A total of three documents may be ordered per call.







Figure 3-1 Top View of DSP56603 144-pin Plastic Thin Quad Flat Package






Figure 3-2 Bottom View of DSP56603 144-pin Plastic Thin Quad Flat Package

	UP	R	IGHT	D	OWN		LEFT
Pin #	Name						
144	SC11	108	D6	72	A0	36	HAD5
143	SC12	107	D5	71	nc	35	HAD6
142	TMS	106	D4	70	MCS	34	HAD7
141	TCK	105	D3	69	nc	33	HA0/HAS
140	TDI	104	GND <sub>D</sub>	68	RD	32	HA1/HA8
139	TDO	103	V <sub>CCD</sub>	67	WR	31	HA2/HA9
138	TRST	102	D2	66	GND <sub>C</sub>	30	HCS/HA10
137	MODA/IRQA	101	D1	65	V <sub>CCC</sub>	29	TIO0
136	MODB/IRQB	100	D0	64	nc	28	TIO1
135	MODC/IRQC	99	nc	63	nc	27	TIO2
134	MODD/IRQD	98	nc	62	nc	26	GND <sub>S</sub>
133	D23	97	A15	61	nc	25	V <sub>CCS</sub>
132	D22	96	GNDA	60	AT	24	HREQ/HTRQ
131	D21	95	V <sub>CCH</sub>	59	CLKOUT	23	HACK/HRRQ
130	GND <sub>D</sub>	94	A14	58	GND <sub>C</sub>	22	HRW/HRD
129	V <sub>CCD</sub>	93	A13	57	V <sub>CCQH</sub>	21	HDS/HWR
128	D20	92	A12	56	V <sub>CCLQ</sub>	20	V <sub>CCQH</sub>
127	GND <sub>Q</sub>	91	V <sub>CCQL</sub>	55	EXTAL	19	GNDQ
126	V <sub>CCQL</sub>	90	GND <sub>Q</sub>	54	GND <sub>Q</sub>	18	V <sub>CCQL</sub>
125	D19	89	A11	53	XTAL	17	SCK0
124	D18	88	A10	52	nc	16	SCK1
123	D17	87	GNDA	51	nc	15	GPIO2
122	D16	86	V <sub>CCA</sub>	50	nc	14	GPIO1
121	D15	85	A9	49	nc	13	GPIO0
120	GND <sub>D</sub>	84	A8	48	GND <sub>P1</sub>	12	SC00
119	V <sub>CCD</sub>	83	A7	47	GND <sub>P</sub>	11	SC10
118	D14	82	A6	46	PCAP	10	STD0
117	D13	81	GNDA	45	V <sub>CCP</sub>	9	GND <sub>S</sub>
116	D12	80	V <sub>CCA</sub>	44	RESET	8	V <sub>CCS</sub>
115	D11	79	A5	43	HAD0	7	SRD0
114	D10	78	A4	42	HAD1	6	PINIT/ <del>NMI</del>
113	D9	77	A3	41	HAD2	5	DE
112	GND <sub>D</sub>	76	A2	40	HAD3	4	SC01
111	V <sub>CCD</sub>	75	GNDA	39	GND <sub>H</sub>	3	SC02
110	D8	74	V <sub>CCA</sub>	38	V <sub>CCH</sub>	2	STD1
109	D7	73	A1	37	HAD4	1	SRD1

Table 2.1	DEDECCO2 144 min TOED Din Identification by Din Number
Table 5-1	DSP56603 144-pin TQFP Pin Identification by Pin Number

**Note:** Pins marked "nc" in **Table 3-1** are not connected.

A072Port A AddressA173A276A377	D8 D9 D10 D11 D12	110 113 114 115	Port A Data
A2 76	D10 D11	114	
	D11		
A3 77		115	
	D12	110	
A4 78	D12	116	
A5 79	D13	117	
A6 82	D14	118	
A7 83	D15	121	
A8 84	D16	122	
A9 85	D17	123	
A10 88	D18	124	
A11 89	D19	125	
A12 92	D20	128	
A13 93	D21	131	
A14 94	D22	132	
A15 97	D23	133	
AT   60   Port A Control	DE	5	JTAG/OnCE
CLKOUT 59 Clock/PLL	EXTAL	55	
D0 100 Port A Data	GND <sub>A</sub>	75	GND—Port A Address
D1 101	GND <sub>A</sub>	81	
D2 102	GND <sub>A</sub>	87	
D3 105	GND <sub>A</sub>	96	
D4 106	GND <sub>C</sub>	66	GND—Port A Control
D5 107	GND <sub>C</sub>	58	
D6 108	GND <sub>D</sub>	104	GND—Port A Data
D7 109	GND <sub>D</sub>	112	

 Table 3-2
 DSP56603 144-pin TQFP Pin Identification by Pin Name

Name	Pin #	Functional Group	Name	Pin #	Functional Group	
GND <sub>D</sub>	120	GND—Port A Data	HCS/HA10	30	Peripherals/HI08	
GND <sub>D</sub>	130	-	HDS/HWR	21		
GND <sub>H</sub>	39	GND—HI08 Data	HREQ/HTRQ	24		
GND <sub>P</sub>	47	GND—PLL	HRW/HRD	22	-	
GND <sub>P1</sub>	48	-	MCS	70	Port A Control	
GNDQ	19	Quiet GND (for both	MODA/IRQA	137	Mode/Interrupt	
GNDQ	54	$V_{CCQH}$ and $V_{CCQL}$ )	MODB/IRQB	136	Control	
GND <sub>Q</sub>	90	-	MODC/IRQC	135	-	
GND <sub>Q</sub>	127	-	MODD/IRQD	134		
GND <sub>S</sub>	9	GND—SSI, Timer,	РСАР	46	Clock/PLL	
GND <sub>S</sub>	26	- GPIO, HI08 Control	PINIT/ <del>NMI</del>	6		
GPIO0	13	Peripherals/GPIO	RD	68	Port A Control	
GPIO1	14	-	RESET	44		
GPIO2	15	-	SC00	12	Peripherals/SSI0	
HA0/HAS	33	Peripherals/HI08	SC01	4	-	
HA1/HA8	32		SC02	3	-	
HA2/HA9	31	-	SC10	11	Peripherals/SSI1	
HACK/HRRQ	23	-	SC11	144	-	
HAD0	43	-	SC12	143		
HAD1	42		SCK0	17	Peripherals/SSI0	
HAD2	41		SCK1	16	Peripherals/SSI1	
HAD3	40		SRD0	7	Peripherals/SSI0	
HAD4	37		SRD1	1	Peripherals/SSI1	
HAD5	36		STD0	10	Peripherals/SSI0	
HAD6	35		STD1	2	Peripherals/SSI1	
HAD7	34		ТСК	141	JTAG/OnCE	

Table 3-2	DSP56603 144-pin	TQFP Pin Identification b	y Pin Name	(Continued)
-----------	------------------	---------------------------	------------	-------------

Name	Pin #	Functional Group	Name	Pin #	Functional Group	
TDI	140	JTAG/OnCE	V <sub>CCH</sub>	38	V <sub>CC</sub> —HI08 Data	
TDO	139		V <sub>CCP</sub>	45	V <sub>CC</sub> —PLL	
TIO0	29	Peripherals/Timer	V <sub>CCQH</sub>	20	Quiet V <sub>CC</sub> High	
TIO1	28		V <sub>CCQH</sub>	57		
TIO2	27		V <sub>CCQH</sub>	95		
TMS	142	JTAG/OnCE	V <sub>CCQL</sub>	18	Quiet V <sub>CC</sub> Low	
TRST	138		V <sub>CCQL</sub>	56		
V <sub>CCA</sub>	74	V <sub>CC</sub> —Port A Address	V <sub>CCQL</sub>	91		
V <sub>CCA</sub>	80		V <sub>CCQL</sub>	126		
V <sub>CCA</sub>	86		V <sub>CCS</sub>	8	V <sub>CC</sub> —SSI, Timer, GPIO, HI08 Control	
V <sub>CCC</sub>	65	V <sub>CC</sub> —Port A Control	V <sub>CCS</sub>	25	GI IO, THOS CONTON	
V <sub>CCD</sub>	103	V <sub>CC</sub> —Port A Data	WR	67	Port A Control	
V <sub>CCD</sub>	111		XTAL	53	Clock/PLL	
V <sub>CCD</sub>	119		nc	49,50,5 98, 99	49,50,51,52,61, 62, 63, 64, 69, 71,	
V <sub>CCD</sub>	129			20, 29		

Table 3-2	DSP56603 144-pin	n TQFP Pin Identifi	cation by Pin Name	(Continued)
-----------	------------------	---------------------	--------------------	-------------

**Note:** The 12 pins marked as "nc" are reserved for possible future enhancements. Do not connect these pins to any power, signal, or ground traces or vias.

#### Packaging

# Package and Pin-Out Information

Name	Pin #	Functional Group	Name	Pin #	Functional Group
A0	72	Core/Port A Address	D10	114	Core/Port A Data
A1	73	I	D11	115	
A2	76		D12	116	
A3	77		D13	117	
A4	78		D14	118	
A5	79	-	D15	121	-
A6	82	-	D16	122	-
A7	83	-	D17	123	-
A8	84	-	D18	124	-
A9	85	-	D19	125	-
A10	88	-	D20	128	-
A11	89	-	D21	131	
A12	92	-	D22	132	-
A13	93	-	D23	133	-
A14	94	-	ĀT	60	Core/Port A Ctrl
A15	97	-	MCS	70	-
D0	100	Core/Port A Data	MODA/IRQA	137	-
D1	101	-	MODB/IRQB	136	
D2	102	-	MODC/IRQC	135	-
D3	105	-	MODD/IRQD	134	-
D4	106	-	RD	68	
D5	107	-	WR	67	-
D6	108	-	V <sub>CCA</sub>	74	Core/V <sub>CC</sub> Port A
D7	109	-	V <sub>CCA</sub>	80	Address
D8	110	-	V <sub>CCA</sub>	86	-
D9	113		V <sub>CCC</sub>	65	Core/V <sub>CC</sub> Port A Ctrl

**Table 3-3**DSP56603 Functional Signal Groups (144 TQFP)

Name	Pin #	Functional Group	Name	Pin #	Functional Group		
V <sub>CCD</sub>	103	Core/V <sub>CC</sub> for Port A	TMS	142	Core/JTAG		
V <sub>CCD</sub>	111	- Data	TRST	138			
V <sub>CCD</sub>	119	-	HAD0	43	Peripherals/HI08		
V <sub>CCD</sub>	129	-	HAD1	42			
GND <sub>A</sub>	75	Core/GND for Port A	HAD2	41	-		
GND <sub>A</sub>	81	Address	HAD3	40	1		
GND <sub>A</sub>	87	-	HAD4	37	1		
GND <sub>A</sub>	96	-	HAD5	36	-		
GND <sub>C</sub>	58	Core/GND Port A	HAD6	35			
GND <sub>C</sub>	66	Control	HAD7	34	1		
GND <sub>D</sub>	104	Core/GND for Port A	HA0/HAS	33			
GND <sub>D</sub>	112	- Data	HA1/HA8	32			
GND <sub>D</sub>	120	-	HA2/HA9	31	-		
GND <sub>D</sub>	130	-	HCS/HA10	30			
CLKOUT	59	Core/PLL	HACK/HRRQ	23			
EXTAL	55	-	HDS/HWR	21	-		
РСАР	46	-	HREQ/HTRQ	24			
PINIT/MI	6	-	HRW/HRD	22			
XTAL	53	-	V <sub>CCH</sub>	38	Peripherals/V <sub>CC</sub> HI08		
V <sub>CCP</sub>	45	Core/V <sub>CC</sub> for PLL	GND <sub>H</sub>	39	Peripherals/GND HI08		
GND <sub>P</sub>	47	Core/GND for PLL	SC00	12	Peripherals/SSI0		
GND <sub>P1</sub>	48	1	SC01	4			
DE	5	Core/JTAG	SC02	3			
TCK	141		SCK0	17			
TDI	140		SRD0	7			
TDO	139		STD0	10	-		

Table 3-3	DSP56603 Functional	Signal	Groups	(144 TQFP)	(Continued)
-----------	---------------------	--------	--------	------------	-------------

### Package and Pin-Out Information

Name	Pin #	Functional Group	Name	Pin #	Functional Group
SC10	11	Peripherals/SSI1	GND <sub>S</sub>	9	Peripherals/GND for
SC11	144		GND <sub>S</sub>	26	SSI0, SSI1, Timer, GPIO
SC12	143		V <sub>CCQH</sub>	20	Quiet V <sub>CC</sub> High
SCK1	16		V <sub>CCQH</sub>	57	
SRD1	1		V <sub>CCQH</sub>	95	
STD1	2	-	V <sub>CCQL</sub>	18	Quiet V <sub>CC</sub> Low
TIO0	29	Peripherals/Timer	V <sub>CCQL</sub>	56	
TIO1	28		V <sub>CCQL</sub>	91	
TIO2	27	-	V <sub>CCQL</sub>	126	
GPIO0	13	Peripherals/GPIO	GND <sub>Q</sub>	19	Quiet Ground (for both
GPIO1	14	-	GNDQ	54	$V_{CCQH}$ and $V_{CCQL}$ )
GPIO2	15	-	GNDQ	90	
V <sub>CCS</sub>	8	Peripherals/V <sub>CC</sub> for SSI0, SSI1, TIMER,	GND <sub>Q</sub>	127	
V <sub>CCS</sub>	25	GPIO	nc	49, 50, 98, 99	51, 52, 61, 62, 63, 64, 69, 71,

Table 3-3         DSP56603 Functional Signal Groups (144 TQFP) (Continued)
--

**Note:** The 12 pins marked as "nc" are reserved for possible future enhancements. Do not connect these pins to any power, signal, or ground traces or vias.

Power and ground pins have special considerations for noise immunity. See **Electrical Design Considerations**, on page 4-3, for more information.

Name	Pin #	Functional Group	Name	Pin #	Functional Group
V <sub>CCA</sub>	74	Core/Port A Address	V <sub>CCD</sub>	103	Core/Port A Data
V <sub>CCA</sub>	80		V <sub>CCD</sub>	111	
V <sub>CCA</sub>	86		V <sub>CCD</sub>	119	
GNDA	75		V <sub>CCD</sub>	129	
GNDA	81		GND <sub>D</sub>	104	
GNDA	87		GND <sub>D</sub>	112	
GNDA	96		GND <sub>D</sub>	120	
V <sub>CCC</sub>	65	Core/Port A Control	GND <sub>D</sub>	130	
GND <sub>C</sub>	66		V <sub>CCP</sub>	45	Core/PLL
GND <sub>C</sub>	58		GND <sub>P</sub>	47	
V <sub>CCQH</sub>	20	Quiet V <sub>CC</sub> High	GND <sub>P1</sub>	48	
V <sub>CCQH</sub>	57		GND <sub>Q</sub>	19	Quiet GND (for both
V <sub>CCQH</sub>	95		GND <sub>Q</sub>	54	V <sub>CCQH</sub> and V <sub>CCQL</sub> )
V <sub>CCLQ</sub>	18	Quiet V <sub>CC</sub> Low	GND <sub>Q</sub>	90	
V <sub>CCQL</sub>	56		GND <sub>Q</sub>	127	
V <sub>CCQL</sub>	91	1	V <sub>CCH</sub>	38	Peripherals/HI08 Data
V <sub>CCQL</sub>	126		GND <sub>H</sub>	39	
GND <sub>S</sub>	9	Peripherals/SSI0, SSI1,	V <sub>CCS</sub>	8	Peripherals/SSI0, SSI1,
GND <sub>S</sub>	26	Timer, GPIO, HI08 Control	V <sub>CCS</sub>	25	Timer, GPIO, HI08 Control

**Table 3-4**DSP56603 144-pin TQFP Power Supply Pins

#### Package and Pin-Out Information




Figure 3-3 144-pin Thin Quad Flat Pack (TQFP) Mechanical Information

## **SECTION 4**

## **DESIGN CONSIDERATIONS**

### THERMAL DESIGN CONSIDERATIONS

An estimation of the chip junction temperature,  $T_J$ , in °C can be obtained from the equation:

**Equation 1:**  $T_J = T_A + (P_D \times R_{\theta JA})$ 

Where:

 $T_A$  = ambient temperature °C  $R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W  $P_D$  = power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-tocase thermal resistance and a case-to-ambient thermal resistance:

**Equation 2:**  $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

Where:

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W  $R_{\theta JC}$  = package junction-to-case thermal resistance °C/W  $R_{\theta CA}$  = package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or otherwise change the thermal dissipation capability of the area surrounding the device on a printed circuit board. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the printed circuit board, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the printed circuit board to which the package is mounted. Again,

#### **Thermal Design Considerations**

if the estimations obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common definitions for determining the junction-to-case thermal resistance in plastic packages:

- Measure the thermal resistance from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink. This is done to minimize temperature variation across the surface.
- Measure the thermal resistance from the junction to where the leads are attached to the case. This definition is approximately equal to a junction to board thermal resistance.
- Use the value obtained by the equation  $(T_J T_T)/P_D$  where  $T_T$  is the temperature of the package case determined by a thermocouple.

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual. Hence, the new thermal metric, Thermal Characterization Parameter, or  $\Psi_{JT}$ , has been defined to be  $(T_J - T_T)/P_D$ . This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

**Note:** Table 2-3 Package Thermal Characteristics on page 2-2 contains the package thermal values for this chip.

**Electrical Design Considerations** 

## **ELECTRICAL DESIGN CONSIDERATIONS**

#### CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ).

Each  $V_{CC}$  pin on the DSP56603 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground.

The power supply pins drive distinct groups of logic on-chip as shown in **Table 1-2 Power Inputs** on page 1-3 and **Table 1-3 Grounds** on page 1-4.

For best results, separate  $V_{CC}$  and GND for each supply is recommended; each with a capacitor to bypass  $V_{CC}$  to GND as close as possible to the package.

Otherwise, a multi-layer board is recommended, employing two inner layers as  $V_{CC}$  and GND planes. Two 0.1  $\mu F$  ceramic capacitors as close as possible to each side of the package (eight capacitors altogether) should be used to bypass the  $V_{CC}$  power supply layer to the ground layer. In such cases, there is no separation between the various power and ground supplies, since each one is directly tied to the appropriate plane. Therefore, the capacitors are common to all the  $V_{CC}/GND$  pairs.

The V<sub>CC</sub>/GND supplies of the PLL should be well-regulated (non-switching regulators), and the pins should be provided with an extremely low impedance path to V<sub>CC</sub>/GND. It is recommended that V<sub>CCP</sub> should be connected to the main power supply with a special power branch. If required, filtering circuitry should be provided. If V<sub>CCP</sub> and GND<sub>P</sub> are kept separate from the other supplies, an additional larger capacitor (e.g., 47  $\mu$ F) should be used between these pins.

An additional large capacitor should be placed next to the power supply itself.

#### **Electrical Design Considerations**

All output pins on the DSP56603 have fast rise and fall times. Printed Circuit Board (PCB) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses, as well as to the Port A control signals and Port B pins. Maximum PCB trace lengths on the order of 6 inches (15.24 cm) are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PCB traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits.

Drive to a valid value (e.g., connect to pull-up or pull-down resistors) all unused inputs or signals that will be inputs during reset (RESET asserted).

Every input pin should be driven to a valid value after the RESET deassertion by connecting it to a pull-up or pull-down resistor if not used. Exceptions to this are the TRST, DE, and TMS pins, which have internal pull-up resistors.

The **RESET** and **TRST** pins must be asserted low after power-up.

All this data relates to a single DSP56603. If multiple DSP56603 devices are on the same board, check for cross-talk or excessive spikes on the supplies caused by synchronous operation of the devices.

### POWER CONSUMPTION CONSIDERATIONS

Power dissipation is a key issue in portable DSP applications. This section describes some of the factors that affect current consumption. Most of the current consumed by CMOS devices is Alternating Current (AC), which is charging and discharging the capacitances of the pins and internal nodes. Therefore, the total current consumption is the sum of these internal and external currents.

This current consumption is described by the formula:

**Equation 3:**  $I = C \times V \times f$ 

where: C = node/pin capacitance (in Farads) V = voltage swing (in volts) f = frequency of node/pin toggle (in Hz)

Example 4-1 Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 2.7 V, and with a 60 MHz clock, toggling at its maximum possible rate of 15 MHz, the current consumption is (for this pin only):

**Equation 4:**  $I = 50 \times 10^{-12} \times 2.7 \times 15 \times 10^{6} = 2.025 \text{ mA}$ 

The Typical Internal Current value (I<sub>CCI</sub>) reflects the typical switching of the internal buses in a typical DSP-intensive application.

For applications requiring very low current consumption, it is recommended to:

- Set the PCD bit (in the OMR) and do not use the PC-relative instructions.
- Set the EBD bit (in the OMR) when not accessing external memory
- Minimize external memory accesses and use internal memory accesses instead
- Minimize the number of pins that are switching
- Minimize the capacitive load on the pins
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals
- Disable unused pin activity (e.g., CLKOUT, XTAL)

A common way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm and

#### **PLL Performance Issues**

measure the current consumption at two different frequencies, F1 and F2. Then use the following equation to derive the current per MIPS value:

Equation 5:  $I/MIPS = I/MHz = (I_{typF2} - I_{typF1})/(F2 - F1)$ 

- where:  $I_{typF2} = current at F2$   $I_{typF1} = current at F1$  F2 = high frequency (any specified operating frequency)F1 = low frequency (any specified operating frequency lower than F2)
- **Note:** F1 should be significantly less than F2. For example, F2 could be 60 MHz and F1 could be 30 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

### PLL PERFORMANCE ISSUES

The following explanations are provided as general observations on expected PLL behavior. Measurements are preliminary and are subject to change.

### **Phase Skew Performance**

The phase skew of the PLL is defined as the time difference between the falling edges of EXTAL and CLKOUT for a given capacitive load on CLKOUT, over the entire process, temperature and voltage ranges. For input frequencies greater than 15 MHz and MF  $\leq$  4, this skew is greater than or equal to 0.0 ns and less than 1.8 ns; otherwise, this skew is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this skew is between –1.4 ns and +3.2 ns.

### **Phase Jitter Performance**

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and CLKOUT for a given device in specific temperature, voltage, input frequency, MF, and capacitive load on CLKOUT. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF  $\leq$  4, this jitter is less than ±0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than ±2 ns.

#### FREQUENCY JITTER PERFORMANCE

The frequency jitter of the PLL is defined as the variation of the frequency of CLKOUT. For small MF (MF < 10) this jitter is smaller than 0.5%. For mid-range MF (10 < MF < 500) this jitter is between 0.5% and approximately 2%. For large MF (MF > 500), the frequency jitter is 2–3%.

#### **INPUT (EXTAL) JITTER REQUIREMENTS**

The allowed jitter on the frequency of EXTAL is 0.5%. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time) then the allowed jitter can be 2%. The phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed values.

### PLL Performance Issues

# **SECTION** 5

## **ORDERING INFORMATION**

**Table 5-1** lists the pertinent information needed to place an order. Consult a Motorola Semiconductor sales office or authorized distributor to determine availability and to order parts.

Part	Supply Voltage	Package Type	Pin Count	Frequency (MHz)	Order Number
DSP56603	3.0 V	Plastic Thin Quad Flat Pack (TQFP)	144	60	DSP56603PV60

## **APPENDIX A**

## **POWER CONSUMPTION BENCHMARK**

The following benchmark program permits evaluation of DSP power usage in a test situation. It enables the PLL. Then it disables the XTAL generation, external CLKOUT generation, external port, and PC-relative instructions. Finally it uses repeated multiply-accumulate (MAC) instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

This synthetic benchmark provides a structure and performance that is similar to a typical DSP-intensive algorithm, as used in the target cellular subscriber market. A typical target application consumes approximately 90% of the current used by this benchmark program.

The two listed equate files, ioequ.asm and intequ.asm, are available in print format in **Appendix B** of the *DSP56603 User's Manual, DSP56603UM/AD,* as well as electronically via the Internet on the Motorola DSP home page. The web page address is provided on the back page of this document.

INT_PROG	equ	\$0		Internal program memory
INT_XDAT	-	\$0	; ;	starting address Internal X-data memory starting address
INT_YDAT	equ	\$0	;	INTERNAL Y-data memory
		"ioequ.asm" "intequ.asm"		
	list			
	org	P:INT_PROG		
	movep	#\$d0,x:M_PCTL1	;	XTAL disable PLL enable CLKOUT disable
	ori	#\$10,omr		set EBD
	ori	#\$20,omr	;	set PCD
PROG_STAR	Г			
_	move move move	#\$0,r0 #\$0,r4 #\$3f,m0 #\$3f,m4		
	clr clr	a b		

	move	#\$0,x0		
	move	#\$0,x1		
	move	#\$0,y0		
	move	#\$0,y1		
	do	forever, _	_end	; Main Loop
	mac	x0,y0,a	x:(r0)+,x	1 y:(r4)+,y1
	mac	xl,yl,a	x:(r0)+,x	0 y:(r4)+,y0
	add	a,b		
	mac	x0,y0,a	x:(r0)+,x	
	mac	x1,y1,a	y:(r4)+,y	0
	move	bl,x:\$ff		
_end				
	nop			
	nop			
	org	x:XDAT STA	ART'	
	dc	\$2EB9		
	dc	\$F2FE		
	dc	\$6A5F		
	dc	\$6CAC		
	dc	\$FD75		
	dc	\$10A		
	dc	\$6D7B		
	dc	; \$A798		
	dc	\$FBF1		
	dc	\$63D6		
	dc	\$6657		
	dc	\$A544		
	dc	\$662D		
	dc	\$E762		
	dc	\$F0F3		
	dc	\$F1B0		
	dc	\$829		
	dc	\$F7AE		
	dc	\$A94F		
	dc	\$78DC		
	dc	\$2DE5		
	dc	\$E0BA		
	dc	\$AB6B		
	dc	\$26C8		
	dc	\$361		
	dc	\$6E86		
	dc	\$7347 ¢7774		
	dc	\$E774		
	dc	\$349D		
	dc dc	\$ED12 SECE3		
	dc	\$FCE3 \$26E0		
	dc	\$26£0 \$7D99		
	de de	\$7D99 \$A85E		
	dc	\$A43F		
	ac	Y11101.		

dc	\$B10C
dc	\$A55
dc	\$EC6A
dc	\$255B
dc	\$F1F8
dc	\$26D1
dc	\$6536
dc	\$BC37
dc	\$35A4
dc	\$F0D
dc	
	\$BEC2
dc	\$E4D3
dc	\$E810
dc	\$F09
dc	\$E50E
dc	\$FB2F
dc	\$753C
dc	\$62C5
dc	\$641A
dc	\$3B4B
dc	\$A928
dc	\$6641
dc	\$A7E6
dc	\$2127
dc	
	\$2FD4
dc	\$57D
dc	\$3C72
dc	\$8C3
dc	\$8C3 \$7540
dc dc	\$8C3 \$7540
dc dc org	\$8C3 \$7540 y:YDAT_START
dc dc org dc	\$8C3 \$7540 y:YDAT_START \$6DA
dc dc org dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B
dc dc org dc	\$8C3 \$7540 y:YDAT_START \$6DA
dc dc org dc dc dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8
dc dc dc dc dc dc dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801
dc dc org dc dc dc dc dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6
dc dc org dc dc dc dc dc dc dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6 \$F8E7
dc dc org dc dc dc dc dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6
dc dc dc dc dc dc dc dc dc dc dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$F70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639 \$A47E
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3C83 \$3E00 \$B639 \$A47E \$FDDF
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639 \$A47E
dc dc org dc dc dc dc dc dc dc dc dc dc dc dc dc	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$239E8 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3200 \$8639 \$A47E \$FDDF \$A2C
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$239E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3200 \$8639 \$A47E \$FDDF \$A2C \$7CF5
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$239E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639 \$A47E \$FDDF \$A2C \$7CF5 \$6A8A
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$239E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3200 \$8639 \$A47E \$FDDF \$A2C \$7CF5
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$70B \$39E8 \$239E8 \$E801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639 \$A47E \$FDDF \$A2C \$7CF5 \$6A8A \$B8FB
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$770B \$39E8 \$2801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639 \$A47E \$FDDF \$A2C \$7CF5 \$6A8A \$B8FB \$ED18
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$770B \$39E8 \$2801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639 \$A47E \$FDDF \$A2C \$7CF5 \$6A8A \$B8FB \$ED18 \$F271
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$770B \$39E8 \$2801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3200 \$B639 \$A47E \$FDDF \$A2C \$7CF5 \$6A8A \$B8FB \$ED18 \$F371 \$A556
dc dc dc dc dc dc dc dc dc dc dc dc dc d	\$8C3 \$7540 y:YDAT_START \$6DA \$770B \$39E8 \$2801 \$66A6 \$F8E7 \$EC94 \$233D \$2732 \$3C83 \$3E00 \$B639 \$A47E \$FDDF \$A2C \$7CF5 \$6A8A \$B8FB \$ED18 \$F271

dc	\$A2C4
dc	\$35AD
dc	\$E0E2
dc	\$2C73
dc	\$2730
dc	\$7FA9
dc	\$292E
dc	\$3CCF
dc	\$A65C
dc	\$6D65
dc	\$A3A
dc	\$B6EB
dc	\$AC48
dc	\$7AE1
dc	\$3006
dc	\$F6C7
dc	\$64F4
dc	\$E41D
dc	\$2692
dc	\$3863
dc	\$BC60
dc	\$A519
dc	\$39DE
dc	\$F7BF
dc	\$3E8C
dc	\$79D5
dc	\$F5EA
dc	\$30DB
dc	\$B778
dc	\$FE51
dc	\$A6B6
dc	\$FFB7
dc	\$F324
dc	\$2E8D
dc	\$7842
dc	\$E053
dc	\$FD90
dc	\$2689
dc	\$B68E
dc	\$2EAF
dc	\$62BC
dc	\$A245

; End of program

OnCE and Mfax are trademarks of Motorola, Inc.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/ Affirmative Action Employer.

#### How to reach us:

## USA/Europe/Locations Not Listed:

Motorola Literature Distribution P.O. Box 20912 Phoenix, Arizona 85036 1 (800) 441-2447 or 1 (602) 303-5454

#### Mfax:

RMFAX0@email.sps.mot.com TOUCHTONE (602) 244-6609



#### Asia/Pacific:

Motorola Semiconductors H.K. Ltd. 8B Tai Ping Industrial Park 51 Ting Kok Road Tai Po, N.T., Hong Kong 852-2662928

Technical Resource Center: 1 (800) 521-6274

DSP Helpline dsphelp@dsp.sps.mot.com

#### Japan:

Nippon Motorola Ltd. Tatsumi-SPD-JLDC 6F Seibu-Butsuryu-Center 3-14-2 Tatsumi Koto-Ku Tokyo 135, Japan 03-3521-8315

Internet: http://www.motorola-dsp.com